aitomatic / semikongLinks
First Open-Source Industry-Specific Model for Semiconductors
☆372Updated 6 months ago
Alternatives and similar repositories for semikong
Users that are interested in semikong are comparing it to the libraries listed below
Sorting:
- ☆245Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆232Updated 8 months ago
- Verilog evaluation benchmark for large language model☆331Updated 3 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆23Updated last year
- Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit☆166Updated last year
- ☆82Updated last month
- ☆186Updated last year
- Papers on LLM4EDA from 2023 and 2024☆44Updated last year
- ☆74Updated 7 months ago
- ☆38Updated 7 months ago
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆21Updated 5 months ago
- Datasets for EDA LLM research☆34Updated 9 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆26Updated last year
- ☆90Updated 2 months ago
- An open-source benchmark for generating design RTL with natural language☆138Updated 11 months ago
- ☆49Updated last month
- ☆33Updated last year
- An open-source EDA infrastructure and tools from netlist to GDS☆441Updated last week
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆173Updated 4 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆34Updated 5 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆67Updated 6 months ago
- ☆91Updated last week
- ☆150Updated 2 years ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆71Updated 9 months ago
- ☆91Updated 4 months ago
- ☆275Updated 4 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆411Updated 3 months ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆14Updated last month
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆31Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆23Updated 3 months ago