aitomatic / semikong
First Open-Source Industry-Specific Model for Semiconductors
☆103Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for semikong
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆129Updated last month
- ☆130Updated 4 months ago
- Verilog evaluation benchmark for large language model☆179Updated 3 months ago
- ☆119Updated last month
- ☆38Updated last year
- ☆72Updated last month
- An open-source benchmark for generating design RTL with natural language☆70Updated 2 weeks ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆128Updated 5 months ago
- ☆15Updated 10 months ago
- ☆130Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA☆17Updated 4 months ago
- ☆74Updated 10 months ago
- ☆31Updated last month
- Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit☆111Updated 7 months ago
- Machine-Learning Accelerator System Exploration Tools☆124Updated this week
- ☆45Updated last month
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆11Updated 3 weeks ago
- Papers on LLM4EDA from 2023 and 2024☆10Updated 4 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆116Updated last month
- ☆324Updated last month
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆15Updated 6 months ago
- ☆19Updated 2 weeks ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆20Updated last month
- ☆22Updated last week
- ☆259Updated 3 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆24Updated 2 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆10Updated 2 years ago
- ☆17Updated last week
- LLM4HWDesign Starting Toolkit☆17Updated last month