Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning
☆18Dec 3, 2016Updated 9 years ago
Alternatives and similar repositories for Hardware-Neural-Network
Users that are interested in Hardware-Neural-Network are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the final project for the BP NN FPGA implementation☆11Jan 14, 2017Updated 9 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- Implement a Neural Network trained with back propagation in Python☆22Jul 28, 2022Updated 4 years ago
- PyTorch implementation of Towards Efficient Training for Neural Network Quantization☆16Jan 16, 2020Updated 6 years ago
- [AAAI 2025] Official data and code for "TB-HSU: Hierarchical 3D Scene Understanding with Contextual Affordances"☆15Sep 11, 2025Updated last year
- ☆11Aug 2, 2024Updated 2 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- ☆13Jul 2, 2016Updated 10 years ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- ☆25May 8, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- General purpose RF IQ modulator using VGA graphics DAC☆11May 16, 2016Updated 10 years ago
- YoloV6 for a bare Raspberry Pi using ncnn.☆10Jun 12, 2024Updated 2 years ago
- OpenFlow Switch Hardware Implement Code☆11Jul 1, 2015Updated 11 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- Humphrey, E. J. "An Exploration of Deep Learning in Music Informatics." (2015) New York University.☆14Feb 23, 2016Updated 10 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆13May 31, 2026Updated 4 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- Quantize pytorch model, support post-training quantization and quantization aware training methods☆15Jun 15, 2023Updated 3 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆14Jun 4, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- OpenState-based fault resilient SDN pipeline design with programmable failure detection and recovery☆12Dec 9, 2015Updated 10 years ago
- Force Field X development has moved to the SchniedersLab area of GitHub.☆17Oct 4, 2019Updated 7 years ago
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 8 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 10 years ago
- 😂 Predicts an emoji based on sentiment & semantic analyses for a test dataset based on a training dataset of tweets.☆10Mar 17, 2017Updated 9 years ago
- Turn a doc into plaintext which you can listen to using TTS☆21Feb 21, 2023Updated 3 years ago
- RISC-V GPGPU☆40Mar 6, 2020Updated 6 years ago
- Helmet Detector based on the CenterNet.☆11Jan 30, 2022Updated 4 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 7 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆21Apr 8, 2024Updated 2 years ago
- Lecture Material on Deep Learning Inference using FPGA☆13Jun 9, 2020Updated 6 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 8 years ago
- ☆15Jan 21, 2024Updated 2 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- ☆14Jul 14, 2015Updated 11 years ago