sarlinpe / Hardware-Neural-NetworkLinks
Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning
☆17Updated 8 years ago
Alternatives and similar repositories for Hardware-Neural-Network
Users that are interested in Hardware-Neural-Network are comparing it to the libraries listed below
Sorting:
- ☆109Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 2 months ago
- A convolutional neural network implemented in hardware (verilog)☆165Updated 8 years ago
- ☆91Updated 5 years ago
- ☆46Updated 5 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 7 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Caffe to VHDL☆68Updated 5 years ago
- ☆83Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- PYNQ Composabe Overlays☆73Updated last year
- Pynq projects and guides☆29Updated 7 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆108Updated 3 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆34Updated 10 years ago
- Computer Vision Overlays on Pynq☆189Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- ☆66Updated 3 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- RTL Verilog library for various DSP modules☆91Updated 3 years ago