sarlinpe / Hardware-Neural-NetworkLinks
Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning
☆17Updated 9 years ago
Alternatives and similar repositories for Hardware-Neural-Network
Users that are interested in Hardware-Neural-Network are comparing it to the libraries listed below
Sorting:
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- ☆109Updated 6 years ago
- Caffe to VHDL☆68Updated 5 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Updated 5 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 5 years ago
- ☆91Updated 5 years ago
- ☆71Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆104Updated 2 years ago
- ☆66Updated 3 years ago
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆166Updated 8 years ago
- ☆46Updated 5 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆49Updated 5 years ago
- ☆83Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 8 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆34Updated 10 years ago
- PYNQ Composabe Overlays☆74Updated last year
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- verilog CNN generator for FPGA☆34Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆114Updated 8 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago