sarlinpe / Hardware-Neural-NetworkLinks
Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning
☆17Updated 8 years ago
Alternatives and similar repositories for Hardware-Neural-Network
Users that are interested in Hardware-Neural-Network are comparing it to the libraries listed below
Sorting:
- ☆89Updated 5 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- A multi-board Extended Kalman Filter (EKF)☆32Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Caffe to VHDL☆67Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- ☆44Updated 5 years ago
- ☆107Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆108Updated 6 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 5 years ago
- ☆65Updated 6 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- ☆84Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago