sarlinpe / Hardware-Neural-Network
Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning
☆17Updated 8 years ago
Alternatives and similar repositories for Hardware-Neural-Network:
Users that are interested in Hardware-Neural-Network are comparing it to the libraries listed below
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆103Updated 4 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- ☆83Updated 4 years ago
- ☆60Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆90Updated last year
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆39Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Caffe to VHDL☆66Updated 4 years ago
- ☆88Updated 4 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- ☆105Updated 5 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆52Updated 6 years ago
- A multi-board Extended Kalman Filter (EKF)☆31Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Zynq-7000 DPU TRD☆44Updated 5 years ago
- ☆64Updated 2 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆69Updated 6 years ago
- PYNQ Composabe Overlays☆70Updated 8 months ago
- Design contest for DAC 2018☆17Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆66Updated last year
- Pynq projects and guides☆27Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago