sarlinpe / Hardware-Neural-NetworkLinks
Embedded hardware accelerator of multilayer perceptrons for lightweight machine learning
☆17Updated 8 years ago
Alternatives and similar repositories for Hardware-Neural-Network
Users that are interested in Hardware-Neural-Network are comparing it to the libraries listed below
Sorting:
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- ☆44Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆111Updated 5 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- Caffe to VHDL☆67Updated 5 years ago
- ☆90Updated 5 years ago
- ☆108Updated 6 years ago
- ☆66Updated 3 years ago
- A multi-board Extended Kalman Filter (EKF)☆31Updated 6 years ago
- ☆58Updated 5 years ago
- A convolutional neural network implemented in hardware (verilog)☆159Updated 7 years ago
- PYNQ, Neural network Language model, Overlay☆108Updated 6 years ago
- ☆84Updated 5 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- verilog CNN generator for FPGA☆34Updated 4 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Board files to build Ultra 96 PYNQ image☆156Updated 7 months ago
- ☆29Updated 7 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- PYNQ demo as seen at FPL 2018☆21Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- ☆65Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago