boltma / Scalable-FeFET
☆13Updated 3 years ago
Alternatives and similar repositories for Scalable-FeFET
Users that are interested in Scalable-FeFET are comparing it to the libraries listed below
Sorting:
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆11Updated 2 years ago
- ☆15Updated last year
- a Computing In Memory emULATOR framework☆11Updated 11 months ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆28Updated last year
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆9Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆48Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Architecture for RRAM multilevel programming☆17Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆65Updated 2 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆65Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆42Updated 4 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆18Updated last year
- ☆18Updated 4 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆67Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆23Updated last year
- view at https://xupsh.github.io/ccc2021/☆23Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆56Updated 2 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆26Updated 5 years ago
- ☆33Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆46Updated last week
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆23Updated 4 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago