boltma / Scalable-FeFETLinks
☆14Updated 3 years ago
Alternatives and similar repositories for Scalable-FeFET
Users that are interested in Scalable-FeFET are comparing it to the libraries listed below
Sorting:
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆22Updated last month
 - This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆71Updated 3 years ago
 - The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆15Updated 2 years ago
 - ☆18Updated last year
 - a Computing In Memory emULATOR framework☆14Updated last year
 - Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆11Updated 4 years ago
 - A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated 2 years ago
 - A RRAM addon for the NCSU FreePDK 45nm☆24Updated 3 years ago
 - Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
 - Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
 - Architecture for RRAM multilevel programming☆17Updated 7 years ago
 - ☆29Updated 2 years ago
 - Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 7 months ago
 - view at https://xupsh.github.io/ccc2021/☆23Updated 3 years ago
 - Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
 - ☆44Updated last year
 - Ratatoskr NoC Simulator☆28Updated 4 years ago
 - Design of a 32-kbit synchronous SRAM with 32-bit words, using 180 nm process technology. Developed MATLAB scripts to evaluate architectu…☆16Updated 4 years ago
 - A verilog implementation for Network-on-Chip☆77Updated 7 years ago
 - sram/rram/mram.. compiler☆42Updated 2 years ago
 - ☆37Updated 6 years ago
 - Dataset for ML-guided Accelerator Design☆39Updated 11 months ago
 - [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆22Updated last year
 - ECE 5745 Tutorial 8: SRAM Generators☆15Updated 3 years ago
 - Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
 - Attentionlego☆12Updated last year
 - This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆37Updated 5 years ago
 - The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
 - Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accelerator, HPCA'24☆37Updated 8 months ago
 - Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 5 years ago