boltma / Scalable-FeFETLinks
A scalable FeFET compact model
☆18Updated 3 years ago
Alternatives and similar repositories for Scalable-FeFET
Users that are interested in Scalable-FeFET are comparing it to the libraries listed below
Sorting:
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆25Updated 4 months ago
- ☆18Updated last year
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 3 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆76Updated 3 years ago
- a Computing In Memory emULATOR framework☆14Updated last year
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆11Updated 4 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆30Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆25Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 4 years ago
- Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accelerator, HPCA'24☆39Updated 11 months ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 10 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- ☆30Updated 2 years ago
- ☆40Updated 6 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆71Updated 5 months ago
- A list of our chiplet simulaters☆46Updated 6 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆77Updated last month
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆38Updated 5 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆54Updated last year
- eyeriss-chisel3☆40Updated 3 years ago
- A verilog implementation for Network-on-Chip☆79Updated 7 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆25Updated 7 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- Architecture for RRAM multilevel programming☆17Updated 7 years ago
- Template for project1 TPU☆21Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- ☆46Updated last year