boltma / Scalable-FeFETLinks
☆13Updated 3 years ago
Alternatives and similar repositories for Scalable-FeFET
Users that are interested in Scalable-FeFET are comparing it to the libraries listed below
Sorting:
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated last year
- ☆18Updated last year
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago
- a Computing In Memory emULATOR framework☆13Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆23Updated 3 years ago
- view at https://xupsh.github.io/ccc2021/☆23Updated 3 years ago
- Code of "Eva-CiM: A System-Level Performance and Energy Evaluation Framework for Computing-in-Memory Architectures", TCAD 2020☆11Updated 4 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆12Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- ☆27Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆20Updated last year
- Architecture for RRAM multilevel programming☆17Updated 6 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆75Updated 2 months ago
- ☆10Updated 3 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- ☆43Updated 10 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆73Updated 5 months ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆27Updated 2 years ago
- ☆34Updated 6 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- ECE 5745 Tutorial 8: SRAM Generators☆13Updated 3 years ago
- A list of our chiplet simulaters☆33Updated last month
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago