Alternatives and similar repositories for wavebpf

Users that are interested in wavebpf are comparing it to the libraries listed below

• axbryd / hXDP-Artifacts
  ☆60Updated 5 years ago
• axbryd / warp-artifacts
  Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"
  ☆18Updated 3 years ago
• multitenancy-project / menshen
  ☆51Updated 3 years ago
• p4fpga / p4fpga
  P4-14/16 Bluespec Compiler
  ☆89Updated 7 years ago
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆26Updated 3 years ago
• pcie-bench / pcie-model
  ☆71Updated 9 months ago
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆104Updated 2 years ago
• programmable-scheduling / pifo-hardware
  ☆34Updated 9 years ago
• axbryd / FlowBlaze
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆71Updated 3 years ago
• engjefersonsantiago / P4HLS
  P4 compatible HLS modules
  ☆11Updated 7 years ago
• WukLab / FPGA-OS
  ☆35Updated 4 years ago
• NetTLP / adapter
  An FPGA-based NetTLP adapter
  ☆26Updated 5 years ago
• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆35Updated 4 years ago
• datenlord / open-rdma
  RoCE v2 hardware and software implementation
  ☆167Updated last year
• Xilinx / open-nic-dpdk
  DPDK Drivers for AMD OpenNIC
  ☆27Updated 2 years ago
• NetFPGA / NetFPGA-PLUS
  ☆53Updated last year
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆78Updated 3 years ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 4 years ago
• pcie-bench / pciebench-netfpga
  pcie-bench code for NetFPGA/VCU709 cards
  ☆41Updated 7 years ago
• utnslab / RingleaderNIC
  ☆15Updated 2 years ago
• packet-transactions / domino-compiler
  The Domino compiler to run packet programs on pipelined switches
  ☆29Updated 4 years ago
• Xilinx / nanotube
  ☆105Updated 2 months ago
• esnet / esnet-smartnic-hw
  ESnet SmartNIC hardware design repository.
  ☆58Updated last week
• ucsdsysnet / Rosebud
  Framework for FPGA-accelerated Middlebox Development
  ☆48Updated 2 years ago
• packet-transactions / banzai
  A machine model for line-rate programmable switches
  ☆25Updated 9 years ago
• ETH-PLUS / Jingzhao
  ☆78Updated 2 months ago
• microsoft / DUA
  DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…
  ☆39Updated 3 years ago
• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆37Updated 6 years ago
• NetTLP / libtlp
  A library for PCIe Transaction Layer
  ☆60Updated 3 years ago
• ucb-ee290c / fa18-smartnic
  SmartNIC
  ☆14Updated 6 years ago