johnwickerson / memalloyLinks
Memory consistency modelling using Alloy
☆29Updated 4 years ago
Alternatives and similar repositories for memalloy
Users that are interested in memalloy are comparing it to the libraries listed below
Sorting:
- FPGA synthesis tool powered by program synthesis☆51Updated last week
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 3 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 5 years ago
- Time-sensitive affine types for predictable hardware generation☆145Updated last week
- BTOR2 MLIR project☆26Updated last year
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆16Updated last year
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- ☆40Updated 3 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆155Updated this week
- The source code to the Voss II Hardware Verification Suite☆55Updated 3 weeks ago
- A translation validation framework for MLIR☆87Updated 3 months ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated last month
- Search-based compiler for high-performance DSP programming☆66Updated 8 months ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- A formalization of the RVWMO (RISC-V) memory model☆34Updated 3 years ago
- Automatically generate a compiler using equality saturation☆30Updated last year
- Pono: A flexible and extensible SMT-based model checker☆105Updated this week
- Galois RISC-V ISA Formal Tools☆60Updated 3 months ago
- The CLooG Code Generator in the Polyhedral Model☆47Updated 2 years ago
- ☆26Updated 2 years ago
- CHERI-RISC-V model written in Sail☆60Updated last week
- A formal semantics of the RISC-V ISA in Haskell☆167Updated last year
- A multicore microprocessor test harness for measuring interference☆14Updated 5 years ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- A standard for floating point accuracy benchmarks☆51Updated 4 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- A framework that helps implementing swizzle GPU kernels☆42Updated 5 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago