Alternatives and similar repositories for memalloy:

Users that are interested in memalloy are comparing it to the libraries listed below

• NVlabs / litmustestgen
  Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)
  ☆16Updated last year
• fpgasystems / fpga-hyperloglog
  FPGA-based HyperLogLog Accelerator
  ☆12Updated 4 years ago
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• mc-imperial / multicore-test-harness
  A multicore microprocessor test harness for measuring interference
  ☆14Updated 4 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆57Updated this week
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆32Updated 2 years ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆149Updated 5 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆71Updated 9 months ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆41Updated 3 months ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆56Updated last year
• gokhankici / iodine
  Iodine: Verifying Constant-Time Execution of Hardware
  ☆12Updated 3 years ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆81Updated 4 months ago
• David-Durst / aetherling
  Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
  ☆12Updated 3 years ago
• elevate-lang / elevate
  The implementation of the Elevate language
  ☆29Updated this week
• soarlab / FPTuner
  Rigorous Floating-Point Mixed-Precision Tuner
  ☆14Updated 4 years ago
• daniellustig / pipecheck
  ☆19Updated 10 years ago
• stganser / polyite
  Polyite: Iterative Schedule Optimization for Parallelization in the Polyhedron Model
  ☆12Updated 5 years ago
• NVlabs / ptxmemorymodel
  ☆52Updated 5 years ago
• David-Durst / embeddedHaskellAetherling
  ☆25Updated 2 years ago
• uwplse / rake
  compiling DSLs to high-level hardware instructions
  ☆22Updated 2 years ago
• mangpo / swizzle-inventor
  A framework that helps implementing swizzle GPU kernels
  ☆42Updated 5 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆124Updated 2 years ago
• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆31Updated 10 months ago
• ychen306 / vegen
  ☆28Updated 2 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• caparrov / ERM
  Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter
  ☆17Updated 7 years ago
• HEAPLab / TAFFO
  Tuning Assistant for Floating point to Fixed point Optimization
  ☆19Updated 2 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆64Updated 4 years ago