johnwickerson / memalloy
Memory consistency modelling using Alloy
☆29Updated 4 years ago
Alternatives and similar repositories for memalloy
Users that are interested in memalloy are comparing it to the libraries listed below
Sorting:
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated 3 weeks ago
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆16Updated last year
- Galois RISC-V ISA Formal Tools☆58Updated last month
- FPGA synthesis tool powered by program synthesis☆46Updated last week
- BTOR2 MLIR project☆25Updated last year
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- ☆19Updated 10 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 4 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- ☆40Updated 3 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 3 years ago
- ☆25Updated 2 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 7 years ago
- A translation validation framework for MLIR☆81Updated last month
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- The implementation of the Elevate language☆29Updated last month
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- ☆12Updated 7 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆67Updated this week
- The Cubicle model checker☆13Updated last year
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆153Updated 7 months ago
- Pono: A flexible and extensible SMT-based model checker☆101Updated this week
- A framework that helps implementing swizzle GPU kernels☆41Updated 5 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆77Updated 10 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 2 years ago
- A formal semantics of the RISC-V ISA in Haskell☆164Updated last year
- ☆13Updated 4 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year