johnwickerson / memalloy
Memory consistency modelling using Alloy
☆29Updated 4 years ago
Alternatives and similar repositories for memalloy:
Users that are interested in memalloy are comparing it to the libraries listed below
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆16Updated last year
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- A multicore microprocessor test harness for measuring interference☆14Updated 4 years ago
- The source code to the Voss II Hardware Verification Suite☆57Updated this week
- A formalization of the RVWMO (RISC-V) memory model☆32Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆149Updated 5 months ago
- BTOR2 MLIR project☆25Updated last year
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆71Updated 9 months ago
- ☆40Updated 3 years ago
- FPGA synthesis tool powered by program synthesis☆41Updated 3 months ago
- Galois RISC-V ISA Formal Tools☆56Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 3 years ago
- A translation validation framework for MLIR☆81Updated 4 months ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- The implementation of the Elevate language☆29Updated this week
- Rigorous Floating-Point Mixed-Precision Tuner☆14Updated 4 years ago
- ☆19Updated 10 years ago
- Polyite: Iterative Schedule Optimization for Parallelization in the Polyhedron Model☆12Updated 5 years ago
- ☆52Updated 5 years ago
- ☆25Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆22Updated 2 years ago
- A framework that helps implementing swizzle GPU kernels☆42Updated 5 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 10 months ago
- ☆28Updated 2 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Extended Roofline Model - LLVM source tree with additional libraries for the analysis of the dynamic execution in the interpreter☆17Updated 7 years ago
- Tuning Assistant for Floating point to Fixed point Optimization☆19Updated 2 years ago
- CoreIR Symbolic Analyzer☆64Updated 4 years ago