johnwickerson / memalloy
Memory consistency modelling using Alloy
☆28Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for memalloy
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆15Updated 9 months ago
- ☆41Updated 3 years ago
- A formalization of the RVWMO (RISC-V) memory model☆30Updated 2 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- compiling DSLs to high-level hardware instructions☆21Updated 2 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- FPGA synthesis tool powered by program synthesis☆38Updated this week
- The implementation of the Elevate language☆29Updated 3 weeks ago
- ☆25Updated 2 years ago
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 months ago
- ☆27Updated last year
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- A multicore microprocessor test harness for measuring interference☆13Updated 4 years ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- ☆47Updated 5 years ago
- Time-sensitive affine types for predictable hardware generation☆134Updated 4 months ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- Galois RISC-V ISA Formal Tools☆56Updated 10 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- CHERI-RISC-V model written in Sail☆55Updated last week
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- Pono: A flexible and extensible SMT-based model checker☆82Updated 3 weeks ago
- A formal semantics of the RISC-V ISA in Haskell☆156Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 4 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆142Updated last month
- A framework that helps implementing swizzle GPU kernels☆41Updated 4 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆88Updated 5 months ago
- A translation validation framework for MLIR☆73Updated last week