HOG + SVM on FPGA
☆28Dec 16, 2020Updated 5 years ago
Alternatives and similar repositories for ImageDetectionHW2
Users that are interested in ImageDetectionHW2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Jul 21, 2018Updated 7 years ago
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15May 27, 2018Updated 8 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- Automated Integration of High-Level Synthesis FPGA Modules with ROS2 Systems☆23Dec 7, 2020Updated 5 years ago
- ☆13Jun 12, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- ☆16Apr 17, 2022Updated 4 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- ☆56Sep 26, 2022Updated 3 years ago
- Face Verification Example with Flower / Federated Learning☆12Apr 3, 2023Updated 3 years ago
- FPGA implementation of Canny edge detection by using Vivado HLS☆56Jun 11, 2019Updated 6 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆16Mar 12, 2023Updated 3 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆20Jun 4, 2020Updated 6 years ago
- A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classifi…☆12Jan 5, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation VexRiscv on ultra96☆13Apr 18, 2022Updated 4 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 2 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆12Mar 12, 2021Updated 5 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆134Aug 14, 2025Updated 9 months ago
- Python like C++ Argument parser☆18Jun 16, 2019Updated 6 years ago
- CPU implementation of the Image stitching using FAST. For FPGA implementation visit tharaka27-SocStitcher.☆12Jun 19, 2020Updated 5 years ago
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Polyphony is Python based High-Level Synthesis compiler.☆110Apr 14, 2026Updated last month
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- A small c compiler in Go☆10Jun 2, 2016Updated 10 years ago
- ☆54Jul 25, 2024Updated last year
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- Original FPGA platform☆75Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Board files for building PYNQ linux for Zybo☆14Mar 30, 2019Updated 7 years ago
- Motion detection in both software and in hardware-accelerated OpenCV☆15Dec 26, 2016Updated 9 years ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆109Jan 29, 2022Updated 4 years ago
- ☆15Jul 3, 2024Updated last year
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆38Jul 9, 2021Updated 4 years ago
- ☆13Jul 2, 2016Updated 9 years ago