HOG + SVM on FPGA
☆28Dec 16, 2020Updated 5 years ago
Alternatives and similar repositories for ImageDetectionHW2
Users that are interested in ImageDetectionHW2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15May 27, 2018Updated 8 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- ☆13Jun 12, 2018Updated 8 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆19Jun 15, 2020Updated 6 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆56Sep 26, 2022Updated 3 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆21Jun 4, 2020Updated 6 years ago
- Face Verification Example with Flower / Federated Learning☆12Apr 3, 2023Updated 3 years ago
- Classifier for CIFAR-10. Grayscaling, HOG, PCA, and RBF SVM. 62% test accuracy. Walkthrough on YouTube: https://youtu.be/gmTweV0eHhk☆14Nov 24, 2024Updated last year
- A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classifi…☆12Jan 5, 2023Updated 3 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- Implementation VexRiscv on ultra96☆14Apr 18, 2022Updated 4 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 9 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python like C++ Argument parser☆18Jun 16, 2019Updated 7 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆17Jun 24, 2026Updated 3 weeks ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆135Aug 14, 2025Updated 11 months ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆110Apr 14, 2026Updated 3 months ago
- Motion detection in both software and in hardware-accelerated OpenCV☆15Dec 26, 2016Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆56Jul 25, 2024Updated last year
- A small c compiler in Go☆10Jun 2, 2016Updated 10 years ago
- ROS porting of LittleSLAM☆16Jun 20, 2018Updated 8 years ago
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated 2 years ago
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- Board files for building PYNQ linux for Zybo☆14Mar 30, 2019Updated 7 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- The Demo that was presented at FCCM.☆16Aug 16, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆38Jul 9, 2021Updated 5 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 4 months ago
- SHARP X1 (CZ-800 series) compatible free IPL ROM.☆14Feb 23, 2022Updated 4 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆367Oct 17, 2023Updated 2 years ago
- FPGA Clock Configuration Device Driver for Linux☆33Dec 4, 2025Updated 7 months ago
- SDK of the Clova CEK for Elixir☆14Oct 18, 2018Updated 7 years ago
- Matrix-operation is a linear algebra library in Elixir language.☆10Apr 16, 2022Updated 4 years ago