HOG + SVM on FPGA
☆28Dec 16, 2020Updated 5 years ago
Alternatives and similar repositories for ImageDetectionHW2
Users that are interested in ImageDetectionHW2 are comparing it to the libraries listed below
Sorting:
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Jul 21, 2018Updated 7 years ago
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15May 27, 2018Updated 7 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Feb 22, 2019Updated 7 years ago
- An UGV-system using SoC-FPGA developed for FPGA design competition held on ICFPT2019☆18Jun 15, 2020Updated 5 years ago
- ☆15Apr 17, 2022Updated 3 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- ☆56Sep 26, 2022Updated 3 years ago
- Face Verification Example with Flower / Federated Learning☆12Apr 3, 2023Updated 2 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆16Mar 12, 2023Updated 3 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆20Jun 4, 2020Updated 5 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- Implementation VexRiscv on ultra96☆13Apr 18, 2022Updated 3 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 8 years ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆132Aug 14, 2025Updated 7 months ago
- Verilog generation tool written in Rust☆62Jun 29, 2023Updated 2 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆11Mar 12, 2021Updated 5 years ago
- Python like C++ Argument parser☆18Jun 16, 2019Updated 6 years ago
- CPU implementation of the Image stitching using FAST. For FPGA implementation visit tharaka27-SocStitcher.☆12Jun 19, 2020Updated 5 years ago
- 基于RISC_V32I指令集架构的五级流水CPU☆15Sep 30, 2019Updated 6 years ago
- CNN Accelerator for Zynq☆13Dec 27, 2019Updated 6 years ago
- FPGA implementation of SKLearn Random Forest☆10Dec 12, 2016Updated 9 years ago
- A small c compiler in Go☆10Jun 2, 2016Updated 9 years ago
- ☆54Jul 25, 2024Updated last year
- Hardware accelerated Julia set explorer running on Ultra96☆13Jul 15, 2024Updated last year
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- Original FPGA platform☆74Feb 28, 2026Updated 3 weeks ago
- autonomous driving contest reference kit☆10Dec 2, 2021Updated 4 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆108Jan 29, 2022Updated 4 years ago
- ☆15Jul 3, 2024Updated last year
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Jul 9, 2021Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 3 weeks ago
- FPGA Clock Configuration Device Driver for Linux☆32Dec 4, 2025Updated 3 months ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆362Oct 17, 2023Updated 2 years ago
- Integration of SIFT and LES Algorithms☆14May 6, 2024Updated last year
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago