ICSE 2025: Fuzzing MLIR compilers with Custom Mutation Synthesis
☆15Jul 22, 2025Updated last year
Alternatives and similar repositories for SynthFuzz
Users that are interested in SynthFuzz are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- A enumerator for MLIR, relying on the information given by IRDL.☆26Oct 8, 2026Updated 3 weeks ago
- A fast sparse triangular solver compatible with SciPy.☆10Oct 10, 2026Updated 2 weeks ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- A lightweight CuTe-based CUDA kernel for DuoAttention, optimized for large language model inference.☆12Dec 25, 2025Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆12Updated this week
- Learning materials for Taskflow programming☆13Feb 9, 2026Updated 8 months ago
- ☆17Mar 26, 2025Updated last year
- ☆23Mar 12, 2026Updated 7 months ago
- A Formal Verification Framework for Chisel☆21Apr 9, 2024Updated 2 years ago
- Course material for "Automation of Logical Reasoning"☆10May 26, 2025Updated last year
- An advanced automated reasoning tool for memory consistency model specifications.☆25Dec 6, 2021Updated 4 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆28Mar 8, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Oct 30, 2024Updated last year
- An MLIR-based source-to-source automatic differentiation system.☆15Mar 30, 2023Updated 3 years ago
- A DSL for formal verification of hardware and software systems using Rocq/Coq.☆12Updated this week
- Claude Code agent skills for writing optimized Triton GPU kernels☆15Mar 6, 2026Updated 7 months ago
- ☆21Dec 29, 2014Updated 11 years ago
- ☆14Jan 7, 2024Updated 2 years ago
- A verifier that integrates LLMs into automated C program verification☆20Apr 4, 2026Updated 6 months ago
- MLIR+EqSat☆32Jan 10, 2026Updated 9 months ago
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 4 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated 2 years ago
- RTLCheck☆26Oct 9, 2018Updated 8 years ago
- ☆27Jun 6, 2023Updated 3 years ago
- A Lean-embedded framework to verify Verilog modules☆17Oct 6, 2026Updated 3 weeks ago
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Oct 20, 2026Updated last week
- ☆17Jun 12, 2024Updated 2 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Nov 9, 2025Updated 11 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A System for Differential Debugging☆25Apr 10, 2025Updated last year
- SLOT: SMT-LLVM Optimizing Translation☆63Apr 17, 2025Updated last year
- RTLMeter benchmark suite☆34Oct 19, 2026Updated last week
- ☆10Oct 15, 2021Updated 5 years ago
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- A Triton JIT runtime and ffi provider in C++☆41Sep 24, 2026Updated last month
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago