FPGA Based lock in amplifier
☆38Dec 28, 2023Updated 2 years ago
Alternatives and similar repositories for RePLIA
Users that are interested in RePLIA are comparing it to the libraries listed below
Sorting:
- SDK for FPGA / Linux Instruments☆108Jan 28, 2026Updated last month
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 9 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- Lock-in and PID application for RedPitaya enviroment☆57Aug 21, 2025Updated 6 months ago
- Digital controller for laser frequency stabilization based on the RedPitaya STEMlab 125-14 board☆35Jan 8, 2026Updated last month
- ☆13Mar 17, 2024Updated last year
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆73May 11, 2023Updated 2 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆18May 21, 2014Updated 11 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- pyrpl turns your RedPitaya into a powerful DSP device, especially suitable as a lockbox in quantum optics experiments.☆191Updated this week
- Digital controller for laser intensity stabilization based on the RedPitaya STEMlab 125-14 board☆24Dec 22, 2025Updated 2 months ago
- Repository for FPGA projects☆64Dec 1, 2025Updated 3 months ago
- ☆20Jun 18, 2022Updated 3 years ago
- Spectroscopy lock application using RedPitaya☆113Jan 19, 2026Updated last month
- ☆22Sep 27, 2022Updated 3 years ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- Notes on the Red Pitaya Open Source Instrument☆387Feb 21, 2026Updated last week
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- Red Pitaya Ecosystem and Applications☆533Dec 17, 2025Updated 2 months ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Various examples for Chisel HDL☆30Mar 20, 2022Updated 3 years ago
- Make Baidu EdgeBoard Lite as a general Zynq FPGA development board☆30Aug 7, 2023Updated 2 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Mar 24, 2023Updated 2 years ago
- A floating-point matrix multiplication implemented in hardware☆32Jan 5, 2021Updated 5 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Feb 19, 2026Updated last week
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- Kinematic and dynamic models of continuum and articulated soft robots.☆15Nov 22, 2025Updated 3 months ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Simulation package for atmospheric models based on Trixi.jl☆11Feb 7, 2026Updated 3 weeks ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- ☆36Apr 20, 2021Updated 4 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- ☆47Feb 18, 2026Updated last week
- A python program to calculate the weak-probe electric susceptibility of an atomic ensemble.☆44Feb 6, 2024Updated 2 years ago
- migen + misoc + redpitaya = digital servo☆41Jan 11, 2019Updated 7 years ago