Koheron / koheron-sdk
SDK for FPGA / Linux Instruments
☆101Updated last month
Alternatives and similar repositories for koheron-sdk
Users that are interested in koheron-sdk are comparing it to the libraries listed below
Sorting:
- migen + misoc + redpitaya = digital servo☆39Updated 6 years ago
- ☆19Updated last month
- Collections of guides and projects related to testing RedPitaya☆53Updated 5 years ago
- ☆36Updated 2 weeks ago
- Transform the Red Pitaya in an acquisition card☆30Updated 3 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆68Updated 7 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- Repository for FPGA projects☆51Updated 7 months ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆60Updated 3 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆54Updated 8 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆39Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆61Updated 4 years ago
- A collection of demonstration digital filters☆151Updated last year
- Serial communication link bit error rate tester simulator, written in Python.☆105Updated 2 weeks ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- ☆111Updated last month
- Python productivity for RFSoC platforms☆68Updated 11 months ago
- NIST digital servo: an FPGA based fast digital feedback controller☆71Updated 7 years ago
- VHDL-2008 Support Library☆57Updated 8 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆77Updated 10 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆113Updated 4 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- A testbench for an axi lite custom IP☆23Updated 10 years ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆65Updated 2 years ago
- Small footprint and configurable JESD204B core☆42Updated 3 weeks ago