Alternatives and similar repositories for SingularitySurfer-FPGA-Lock-In-Amplifier

Users that are interested in SingularitySurfer-FPGA-Lock-In-Amplifier are comparing it to the libraries listed below

• sinara-hw / RFSOC-AMC
  AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications
  ☆39Updated 2 years ago
• quartiq / redpid
  migen + misoc + redpitaya = digital servo
  ☆40Updated 6 years ago
• WarwickEPR / RePLIA
  FPGA Based lock in amplifier
  ☆35Updated last year
• nist-ionstorage / digital-servo
  NIST digital servo: an FPGA based fast digital feedback controller
  ☆71Updated 8 years ago
• jobisoft / jTDC
  FPGA based 30ps RMS TDCs
  ☆86Updated 7 years ago
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆113Updated 2 weeks ago
• m-labs / tdc-core
  A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs
  ☆62Updated 10 years ago
• Nubis-Communications / SignalIntegrity
  Python tools for signal integrity applications
  ☆156Updated this week
• Open-RFlab / octave-openems-hll
  openEMS High-level layer
  ☆19Updated 6 months ago
• Koheron / koheron-sdk
  SDK for FPGA / Linux Instruments
  ☆102Updated this week
• Open-RFlab / Open-RFlab
  RF electronics engineering ecosystem
  ☆30Updated 3 years ago
• madamic / zynq_tdc
  A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
  ☆67Updated 4 years ago
• ediloren / FastHenry2
  FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…
  ☆67Updated 5 years ago
• gonzagab / tdc
  A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.
  ☆21Updated 8 years ago
• JQIamo / current-controller
  Ultra low-noise current controller for laser diodes
  ☆21Updated 6 years ago
• donghoonpark / ltspice_pytool
  Spice data analysis tool for python
  ☆119Updated 2 years ago
• PCB-Arts / zynq-feather
  ☆48Updated 4 years ago
• RedPitaya / RedPitaya-FPGA
  Repository for FPGA projects
  ☆56Updated 11 months ago
• linien-org / linien
  Spectroscopy lock application using RedPitaya
  ☆93Updated 2 months ago
• mattvenn / fpga-sdft
  sliding DFT for FPGA, targetting Lattice ICE40 1k
  ☆77Updated 5 years ago
• matthuszagh / pyems
  High-level python interface to OpenEMS with automatic mesh generation
  ☆89Updated last year
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆72Updated 3 years ago
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆44Updated 3 years ago
• OpenLockIn / OLIA
  A pocket-sized digital lock-in amplifier
  ☆28Updated last year
• shinde-shantanu / FPGA_TDC
  Time to Digital Converter on an FPGA
  ☆14Updated 4 years ago
• dspsandbox / FPGA-Notes-for-Scientists
  ☆39Updated 2 months ago
• jddes / Frequency-comb-DPLL
  Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya
  ☆46Updated last month
• antmicro / gerber2ems
  Python interface to OpenEMS, for PCB trace simulation. Accepts Gerber files as input. Features automatic grid generation and postprocess…
  ☆158Updated last month
• roboticvedant / Verilog-PID-Controller
  This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear …
  ☆23Updated last year
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆69Updated 7 years ago