nkrackow / SingularitySurfer-FPGA-Lock-In-AmplifierLinks
Repository for the development of an FPGA based DSP Lock-In Amplifier
☆67Updated 2 years ago
Alternatives and similar repositories for SingularitySurfer-FPGA-Lock-In-Amplifier
Users that are interested in SingularitySurfer-FPGA-Lock-In-Amplifier are comparing it to the libraries listed below
Sorting:
- NIST digital servo: an FPGA based fast digital feedback controller☆71Updated 8 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆39Updated 2 years ago
- migen + misoc + redpitaya = digital servo☆40Updated 6 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆63Updated 3 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆61Updated 10 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆110Updated this week
- FPGA based 30ps RMS TDCs☆84Updated 7 years ago
- FPGA Based lock in amplifier☆34Updated last year
- Repository for FPGA projects☆52Updated 8 months ago
- A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.☆21Updated 8 years ago
- SDK for FPGA / Linux Instruments☆102Updated this week
- Safe and compact low power high voltage controller for piezoelectric actuators☆31Updated 7 years ago
- ☆38Updated 2 months ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆45Updated last year
- ☆48Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆69Updated 3 years ago
- FPGA-Based DIY Function Generator☆51Updated 4 years ago
- This is a open source hardware (and software) RF Signal Generator using readily available off the shelf-components.☆12Updated 5 years ago
- This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear …☆22Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Python tools for signal integrity applications☆149Updated last week
- Verilog implementation of a tapped delay line TDC☆42Updated 6 years ago
- ☆30Updated 4 years ago
- openEMS High-level layer☆19Updated 4 months ago
- Transform the Red Pitaya in an acquisition card☆33Updated 4 years ago
- Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA☆68Updated 5 years ago
- High-level python interface to OpenEMS with automatic mesh generation☆88Updated 11 months ago
- Spectroscopy lock application using RedPitaya☆88Updated 3 weeks ago
- Spice data analysis tool for python☆118Updated 2 years ago