Alternatives and similar repositories for SingularitySurfer-FPGA-Lock-In-Amplifier

Users that are interested in SingularitySurfer-FPGA-Lock-In-Amplifier are comparing it to the libraries listed below

• sinara-hw / RFSOC-AMC
  AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications
  ☆42Updated 3 years ago
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆120Updated this week
• madamic / zynq_tdc
  A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
  ☆69Updated 4 years ago
• jobisoft / jTDC
  FPGA based 30ps RMS TDCs
  ☆90Updated 7 years ago
• RedPitaya / RedPitaya-FPGA
  Repository for FPGA projects
  ☆57Updated 3 weeks ago
• nist-ionstorage / digital-servo
  NIST digital servo: an FPGA based fast digital feedback controller
  ☆73Updated 8 years ago
• WarwickEPR / RePLIA
  FPGA Based lock in amplifier
  ☆37Updated last year
• Nubis-Communications / SignalIntegrity
  Python tools for signal integrity applications
  ☆161Updated last week
• quartiq / redpid
  migen + misoc + redpitaya = digital servo
  ☆41Updated 6 years ago
• Koheron / koheron-sdk
  SDK for FPGA / Linux Instruments
  ☆107Updated last month
• dspsandbox / FPGA-Notes-for-Scientists
  ☆46Updated last month
• m-labs / tdc-core
  A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs
  ☆66Updated 10 years ago
• JQIamo / current-controller
  Ultra low-noise current controller for laser diodes
  ☆21Updated 6 years ago
• Open-RFlab / octave-openems-hll
  openEMS High-level layer
  ☆19Updated 9 months ago
• PCB-Arts / zynq-feather
  Zynq-Feather brings the power of a Xilinx Zynq SoC (ARM + FPGA) into the compact Adafruit Feather form factor — enabling modular, high-pe…
  ☆49Updated 4 years ago
• jddes / Frequency-comb-DPLL
  Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya
  ☆49Updated 3 weeks ago
• gonzagab / tdc
  A Time to Digital Converter (TDC) on a Xilinx Virtex 5 FPGA.
  ☆23Updated 8 years ago
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆45Updated 4 years ago
• benbr8 / tdc-fpga
  A Time to Digital Converter designed for Xilinx 7-Series FPGAs
  ☆35Updated 4 years ago
• shinde-shantanu / FPGA_TDC
  Time to Digital Converter on an FPGA
  ☆15Updated 5 years ago
• RuiMachado39 / TDC
  Verilog implementation of a tapped delay line TDC
  ☆46Updated 7 years ago
• alex123go / RedPitaya_Acquisition
  Transform the Red Pitaya in an acquisition card
  ☆35Updated 4 years ago
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆77Updated 3 years ago
• linien-org / linien
  Spectroscopy lock application using RedPitaya
  ☆105Updated 2 weeks ago
• donghoonpark / ltspice_pytool
  Spice data analysis tool for python
  ☆120Updated 2 years ago
• marceluda / rp_lock-in_pid
  Lock-in and PID application for RedPitaya enviroment
  ☆55Updated 4 months ago
• Open-RFlab / Open-RFlab
  RF electronics engineering ecosystem
  ☆33Updated 3 years ago
• roboticvedant / Verilog-PID-Controller
  This repo features a Verilog-based PID controller optimized for real-time ASIC and FPGA applications. It includes a testbench for linear …
  ☆27Updated 2 years ago
• ts-manuel / DDS-Function-Generator
  FPGA-Based DIY Function Generator
  ☆59Updated 5 years ago
• LukiLeu / FPGA_ADC
  An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components
  ☆46Updated 4 years ago