☆52Jun 3, 2026Updated last month
Alternatives and similar repositories for FPGA-Notes-for-Scientists
Users that are interested in FPGA-Notes-for-Scientists are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Apr 12, 2025Updated last year
- Collections of guides and projects related to testing RedPitaya☆59Nov 11, 2019Updated 6 years ago
- Repository for FPGA projects☆78Updated this week
- Notes on the Red Pitaya Open Source Instrument☆403Jul 7, 2026Updated 2 weeks ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- UART to AXI Stream interface written in VHDL☆19Oct 20, 2022Updated 3 years ago
- ☆29May 5, 2022Updated 4 years ago
- SDK for FPGA / Linux Instruments☆111Jun 30, 2026Updated 3 weeks ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆15Sep 20, 2020Updated 5 years ago
- Notes on the Eclypse Z7 development board☆17Apr 9, 2026Updated 3 months ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- BLonD (Beam Longitudinal Dynamics)☆25Updated this week
- Low-latency branching for heralded remote entanglement generation (ARTIQ).☆10Nov 22, 2023Updated 2 years ago
- Red Pitaya Ecosystem and Applications☆552Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python port of Stable32 with interactive data-selection GUI for efficient frequency stability data analysis☆14Mar 20, 2020Updated 6 years ago
- Spectroscopy lock application using RedPitaya☆127Jul 13, 2026Updated last week
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 6 years ago
- Notes on STEMlab 122.88-16 SDR☆75Jun 28, 2020Updated 6 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- IOC for Rockwell - Allen Bradley PLC. (ControlLogix 5000)☆12Apr 22, 2026Updated 3 months ago
- ChimeraTK core library: Provide (client) access to hardware devices and other control system applications.☆12Updated this week
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆33Sep 1, 2022Updated 3 years ago
- Thesis: Custom Filter Designs on the Red Pitaya☆13Jan 8, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The CamachoLab Photonics Bootcamp, supported by Google.☆17Mar 25, 2026Updated 3 months ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- ☆27Sep 25, 2025Updated 9 months ago
- Tutorial on how to use the PL to PS interrupt on the Zedboard☆27Jun 7, 2017Updated 9 years ago
- Automatically exported from code.google.com/p/tpzsimul☆12Jul 7, 2015Updated 11 years ago
- FPGA Based lock in amplifier☆39Dec 28, 2023Updated 2 years ago
- Easily share numpy arrays between processes☆10Jun 28, 2019Updated 7 years ago
- A Python Module to parse LeCroy Binary Trace Files☆14Oct 20, 2023Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆120Jan 28, 2026Updated 5 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆28Mar 27, 2025Updated last year
- A verilog FPGA Interface for AXI4_Lite from Slave side☆12Jun 14, 2020Updated 6 years ago
- Convert NumPy-styled Python docstring to Markdown.☆13Jan 11, 2016Updated 10 years ago
- ☆14Apr 13, 2026Updated 3 months ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆30Mar 24, 2021Updated 5 years ago
- Benchmarking GNSS system at the Xilinx PYNQ FPGA based platform☆15Apr 26, 2024Updated 2 years ago
- Dockerfile linter written in Go. It provides static analysis for Dockerfiles, identifying common mistakes and promotes best practices.☆14Nov 14, 2023Updated 2 years ago