☆47Feb 18, 2026Updated last month
Alternatives and similar repositories for FPGA-Notes-for-Scientists
Users that are interested in FPGA-Notes-for-Scientists are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Apr 12, 2025Updated 11 months ago
- Repository for FPGA projects☆64Dec 1, 2025Updated 3 months ago
- pyrpl turns your RedPitaya into a powerful DSP device, especially suitable as a lockbox in quantum optics experiments.☆192Updated this week
- Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…☆17Aug 4, 2025Updated 7 months ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 11 months ago
- Transform the Red Pitaya in an acquisition card☆35Jun 15, 2021Updated 4 years ago
- UART to AXI Stream interface written in VHDL☆18Oct 20, 2022Updated 3 years ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆22Nov 9, 2021Updated 4 years ago
- A digital controlled feedback system that will stabilize laser power via acousto-optic modulator☆14Jun 9, 2023Updated 2 years ago
- Python API and interactive web applications☆29Feb 2, 2026Updated last month
- Polished example scripts for controlling Tektronix equipment using VISA☆13Mar 21, 2018Updated 8 years ago
- ☆29May 5, 2022Updated 3 years ago
- SDK for FPGA / Linux Instruments☆108Updated this week
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- Notes on the Eclypse Z7 development board☆16Oct 25, 2025Updated 4 months ago
- Red Pitaya Ecosystem and Applications☆535Dec 17, 2025Updated 3 months ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Spectroscopy lock application using RedPitaya☆113Mar 16, 2026Updated last week
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- ☆13Feb 27, 2026Updated 3 weeks ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Mar 27, 2025Updated 11 months ago
- BLonD (Beam Longitudinal Dynamics)☆24Updated this week
- Digital controller for laser intensity stabilization based on the RedPitaya STEMlab 125-14 board☆24Dec 22, 2025Updated 3 months ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- ChimeraTK core library: Provide (client) access to hardware devices and other control system applications.☆12Updated this week
- Notes on STEMlab 122.88-16 SDR☆74Jun 28, 2020Updated 5 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Sep 1, 2022Updated 3 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆39Feb 18, 2024Updated 2 years ago
- Automatically exported from code.google.com/p/tpzsimul☆12Jul 7, 2015Updated 10 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆114Jan 28, 2026Updated last month
- Python productivity for RFSoC platforms☆89Oct 31, 2025Updated 4 months ago
- FAT32 images☆21Jan 8, 2020Updated 6 years ago
- ☆67Mar 11, 2026Updated last week
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 11 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 4 years ago
- MATLAB based, frequency domain, quantum-opto-mechanics simulation of optical interferometers☆21Jul 17, 2015Updated 10 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆11Jun 14, 2020Updated 5 years ago
- ☆20Jun 18, 2022Updated 3 years ago