☆54Jun 3, 2026Updated 4 months ago
Alternatives and similar repositories for FPGA-Notes-for-Scientists
Users that are interested in FPGA-Notes-for-Scientists are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Apr 12, 2025Updated last year
- Collections of guides and projects related to testing RedPitaya☆59Nov 11, 2019Updated 6 years ago
- Repository for FPGA projects☆84Updated this week
- pyrpl turns your RedPitaya into a powerful DSP device, especially suitable as a lockbox in quantum optics experiments.☆212Updated this week
- Notes on the Red Pitaya Open Source Instrument☆411Sep 20, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Transform the Red Pitaya in an acquisition card☆35Jun 15, 2021Updated 5 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Apr 11, 2025Updated last year
- UART to AXI Stream interface written in VHDL☆20Oct 20, 2022Updated 3 years ago
- Python API and interactive web applications☆30Aug 27, 2026Updated last month
- A digital controlled feedback system that will stabilize laser power via acousto-optic modulator☆14Jun 9, 2023Updated 3 years ago
- Polished example scripts for controlling Tektronix equipment using VISA☆13Mar 21, 2018Updated 8 years ago
- "Marble-Mini" Simple FMC carrier board with SFP, 2x FMC, PoE☆23Nov 9, 2021Updated 4 years ago
- ☆29May 5, 2022Updated 4 years ago
- MATLAB based, frequency domain, quantum-opto-mechanics simulation of optical interferometers☆22Jul 17, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SDK for FPGA / Linux Instruments☆113Updated this week
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- Advanced DAQ Tools for the RedPitaya (STEMlab 125-14)☆46Jun 24, 2026Updated 3 months ago
- Notes on the Eclypse Z7 development board☆17Apr 9, 2026Updated 6 months ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆12Nov 6, 2024Updated last year
- Red Pitaya Ecosystem and Applications☆567Updated this week
- Python port of Stable32 with interactive data-selection GUI for efficient frequency stability data analysis☆15Mar 20, 2020Updated 6 years ago
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- Digital controller for laser intensity stabilization based on the RedPitaya STEMlab 125-14 board☆26Jun 18, 2026Updated 3 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Notes on STEMlab 122.88-16 SDR☆75Jun 28, 2020Updated 6 years ago
- ☆14Jul 27, 2026Updated 2 months ago
- ☆16Updated this week
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆33Sep 1, 2022Updated 4 years ago
- Thesis: Custom Filter Designs on the Red Pitaya☆13Jan 8, 2018Updated 8 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- ☆71Aug 20, 2026Updated last month
- ☆28Sep 25, 2025Updated last year
- Tutorial on how to use the PL to PS interrupt on the Zedboard☆27Jun 7, 2017Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Automatically exported from code.google.com/p/tpzsimul☆12Jul 7, 2015Updated 11 years ago
- FPGA Based lock in amplifier☆40Dec 28, 2023Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆122Jan 28, 2026Updated 8 months ago
- find BICs in 1D PhC slab☆16Aug 9, 2021Updated 5 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆29Mar 27, 2025Updated last year
- A verilog FPGA Interface for AXI4_Lite from Slave side☆13Jun 14, 2020Updated 6 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆30Mar 24, 2021Updated 5 years ago