migen + misoc + redpitaya = digital servo
☆41Jan 11, 2019Updated 7 years ago
Alternatives and similar repositories for redpid
Users that are interested in redpid are comparing it to the libraries listed below
Sorting:
- Spectroscopy lock application using RedPitaya☆113Jan 19, 2026Updated last month
- Notes on the Eclypse Z7 development board☆16Oct 25, 2025Updated 4 months ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- NIST digital servo: an FPGA based fast digital feedback controller☆74Jun 5, 2017Updated 8 years ago
- Qibo server for Qick☆17Updated this week
- ☆10Jan 25, 2023Updated 3 years ago
- Example project that uses the AXI DMA peripheral to connect a custom AXI-Stream peripheral to memory☆14Feb 28, 2014Updated 12 years ago
- Wavemeter Analysis aNd Display☆16Jul 31, 2025Updated 7 months ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Open source/hardware SoC plattform based on the lattice mico 32 softcore☆15Apr 10, 2010Updated 15 years ago
- MLAB hardware modules and building blocks☆16Sep 30, 2023Updated 2 years ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 6 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Jun 15, 2017Updated 8 years ago
- How to configure Debian Linux environment for Xilinx Zynq.☆32Jan 5, 2017Updated 9 years ago
- FPGA USB 1.1 Low-Speed Implementation☆35Oct 3, 2018Updated 7 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- Yet Another XC7Z010 Board☆17Mar 22, 2022Updated 3 years ago
- Docker image for running Vivado in a 64-bit Debian Jessie container☆13Mar 17, 2018Updated 7 years ago
- released krtkl schematics☆58Jun 29, 2018Updated 7 years ago
- iDEA FPGA Soft Processor☆16Jun 9, 2016Updated 9 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Oct 5, 2017Updated 8 years ago
- ☆17Sep 20, 2023Updated 2 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- This project is for automatically relocking the External Cavity Diode Lasers (ECDLs) by wavemeter and/or cavity transmission using Red Pi…☆23Dec 12, 2023Updated 2 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- Wishbone to AXI bridge (VHDL)☆44Aug 29, 2019Updated 6 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Python library for generating USB Descriptor byte strings using `struct` only.☆16Aug 13, 2021Updated 4 years ago
- Digital controller for laser intensity stabilization based on the RedPitaya STEMlab 125-14 board☆24Dec 22, 2025Updated 2 months ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- ☆23May 22, 2020Updated 5 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Jul 10, 2020Updated 5 years ago