migen + misoc + redpitaya = digital servo
☆40Jan 11, 2019Updated 7 years ago
Alternatives and similar repositories for redpid
Users that are interested in redpid are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spectroscopy lock application using RedPitaya☆127Oct 19, 2026Updated last week
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 6 years ago
- NIST digital servo: an FPGA based fast digital feedback controller☆85Jun 5, 2017Updated 9 years ago
- Lock-in and PID application for RedPitaya enviroment☆60Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Jupyter notebook describing, simulating, and comparing two hardware-based circuits for sorting a list of numbers.☆11Feb 25, 2016Updated 10 years ago
- This is a TCL script that will take in Verilog and VHDL files and generate an instantiation template appropriately for the user to use in…☆10Dec 19, 2012Updated 13 years ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 8 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Oct 5, 2017Updated 9 years ago
- High-power, wide-bandwidth RF amplifier☆12Feb 26, 2018Updated 8 years ago
- Wavemeter Analysis aNd Display☆16Jun 23, 2026Updated 4 months ago
- Simulations for light-pulse atom interferometry☆16Updated this week
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- I2C controller core☆17Jun 1, 2022Updated 4 years ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- ☆26Feb 26, 2024Updated 2 years ago
- pyrpl turns your RedPitaya into a powerful DSP device, especially suitable as a lockbox in quantum optics experiments.☆218Updated this week
- A CUDA-accelerated SIFT implementation.☆13Feb 1, 2015Updated 11 years ago
- Wishbone to AXI bridge (VHDL)☆51Aug 29, 2019Updated 7 years ago
- Red Pitaya Ecosystem and Applications☆570Oct 24, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆10Jan 25, 2023Updated 3 years ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 11 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- DSP Blocks for the nMigen (Python) Toolbox☆11Nov 5, 2020Updated 5 years ago
- Safe and compact low power high voltage controller for piezoelectric actuators☆37Sep 9, 2025Updated last year
- VHDL library 4 FPGAs☆187Updated this week
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 7 years ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- Arduino library for Microblaze and Cortex A9, integrated with Vivado/SDK☆11Dec 2, 2014Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆23Nov 25, 2015Updated 10 years ago
- Minimal set of files required to build the WSPR decoder by Joe Taylor, K1JT and Steve Franke, K9AN.☆14Jul 24, 2025Updated last year
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆16Nov 4, 2020Updated 5 years ago
- Meta-Project for Sinara: Wiki, inter-board design, incubator for new projects☆55Jul 7, 2021Updated 5 years ago
- SDRAM controller for MIPSfpga+ system☆24Oct 30, 2020Updated 6 years ago
- Xilinx Virtual Cable Daemon☆128Mar 6, 2025Updated last year
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆97Feb 20, 2025Updated last year