migen + misoc + redpitaya = digital servo
☆41Jan 11, 2019Updated 7 years ago
Alternatives and similar repositories for redpid
Users that are interested in redpid are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spectroscopy lock application using RedPitaya☆119Mar 16, 2026Updated last month
- Notes on the Eclypse Z7 development board☆16Apr 9, 2026Updated 3 weeks ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- NIST digital servo: an FPGA based fast digital feedback controller☆76Jun 5, 2017Updated 8 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- Lock-in and PID application for RedPitaya enviroment☆56Aug 21, 2025Updated 8 months ago
- Wavemeter Analysis aNd Display☆16Mar 26, 2026Updated last month
- IP-core package generator for AXI4/Avalon☆23Nov 25, 2018Updated 7 years ago
- Simulations for light-pulse atom interferometry☆14Updated this week
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Oct 5, 2017Updated 8 years ago
- pyrpl turns your RedPitaya into a powerful DSP device, especially suitable as a lockbox in quantum optics experiments.☆196Updated this week
- ☆23May 22, 2020Updated 5 years ago
- Red Pitaya Ecosystem and Applications☆539Dec 17, 2025Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python library for generating USB Descriptor byte strings using `struct` only.☆16Aug 13, 2021Updated 4 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- ☆25Feb 26, 2024Updated 2 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- DE1SoC VGA and Audio☆10Jan 11, 2017Updated 9 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- Qibo server for Qick☆17Updated this week
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆19Jul 10, 2020Updated 5 years ago
- Safe and compact low power high voltage controller for piezoelectric actuators☆35Sep 9, 2025Updated 7 months ago
- A minimal LiteX SoC definition for the TinyFPGA BX☆14Jul 8, 2019Updated 6 years ago
- iDEA FPGA Soft Processor☆17Jun 9, 2016Updated 9 years ago
- This project is for automatically relocking the External Cavity Diode Lasers (ECDLs) by wavemeter and/or cavity transmission using Red Pi…☆22Dec 12, 2023Updated 2 years ago
- StickIt! board and modules that support the XuLA FPGA board.☆21Dec 2, 2015Updated 10 years ago
- Xilinx Virtual Cable Daemon☆127Mar 6, 2025Updated last year
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆24Oct 22, 2016Updated 9 years ago
- A Python package to help with atomic physics calculations.☆16Oct 15, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Meta-Project for Sinara: Wiki, inter-board design, incubator for new projects☆55Jul 7, 2021Updated 4 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Nov 25, 2015Updated 10 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Wishbone to AXI bridge (VHDL)☆46Aug 29, 2019Updated 6 years ago
- Minimal set of files required to build the WSPR decoder by Joe Taylor, K1JT and Steve Franke, K9AN.☆14Jul 24, 2025Updated 9 months ago