quartiq / redpidLinks
migen + misoc + redpitaya = digital servo
☆40Updated 6 years ago
Alternatives and similar repositories for redpid
Users that are interested in redpid are comparing it to the libraries listed below
Sorting:
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆64Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆61Updated 3 years ago
- SDK for FPGA / Linux Instruments☆101Updated 2 months ago
- ☆38Updated last month
- Transform the Red Pitaya in an acquisition card☆31Updated 3 years ago
- FPGA Based lock in amplifier☆34Updated last year
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆39Updated 2 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- Repository for FPGA projects☆51Updated 7 months ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated 5 months ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- ☆19Updated last month
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆20Updated 9 years ago
- Collections of guides and projects related to testing RedPitaya☆55Updated 5 years ago
- Board repo for the ZCU216 RFSOC☆28Updated 2 years ago
- NIST digital servo: an FPGA based fast digital feedback controller☆71Updated 8 years ago
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆45Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated this week
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Spectroscopy lock application using RedPitaya☆85Updated 2 months ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- Programmable System on Chip for control of atomic physics experiments☆10Updated 2 years ago
- Verilog implementation of a tapped delay line TDC☆39Updated 6 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆109Updated last month
- Various utilities for working with FPGAs☆13Updated 9 years ago