quartiq / redpidLinks
migen + misoc + redpitaya = digital servo
☆41Updated 7 years ago
Alternatives and similar repositories for redpid
Users that are interested in redpid are comparing it to the libraries listed below
Sorting:
- SDK for FPGA / Linux Instruments☆107Updated this week
- Small footprint and configurable JESD204B core☆50Updated last week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆112Updated this week
- Serial communication link bit error rate tester simulator, written in Python.☆120Updated last month
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 4 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Updated 4 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Updated last month
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆68Updated 10 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- ☆30Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆115Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆70Updated 4 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆112Updated 9 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆127Updated 4 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Updated 8 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆42Updated 3 years ago
- PID controller☆25Updated 11 years ago
- A collection of demonstration digital filters☆165Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆100Updated last year
- A wishbone controlled scope for FPGA's☆87Updated 2 years ago
- Verilog wishbone components☆123Updated 2 years ago
- Wishbone to AXI bridge (VHDL)☆44Updated 6 years ago
- Using the TinyFPGA BX USB code in user designs☆52Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Repository for FPGA projects☆61Updated last month
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 10 years ago