quartiq / redpid
migen + misoc + redpitaya = digital servo
☆36Updated 6 years ago
Alternatives and similar repositories for redpid:
Users that are interested in redpid are comparing it to the libraries listed below
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆55Updated 3 years ago
- SDK for FPGA / Linux Instruments☆100Updated 2 months ago
- JESD204b modules in VHDL☆29Updated 5 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆42Updated 3 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆102Updated 4 months ago
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆19Updated 9 years ago
- A tool for merging the MyHDL workflow with Vivado☆20Updated 4 years ago
- Extensible FPGA control platform☆57Updated last year
- FPGA Based lock in amplifier☆33Updated last year
- Collections of guides and projects related to testing RedPitaya☆51Updated 5 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆38Updated 2 years ago
- A testbench for an axi lite custom IP☆23Updated 10 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆59Updated 10 years ago
- ☆30Updated 4 years ago
- Transform the Red Pitaya in an acquisition card☆28Updated 3 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆18Updated 4 years ago
- ☆18Updated last year
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆39Updated 8 months ago
- ☆26Updated 3 months ago
- Small footprint and configurable JESD204B core☆41Updated last month
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆60Updated last year
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆101Updated last year
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆54Updated this week
- Various utilities for working with FPGAs☆11Updated 8 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆33Updated 10 months ago