quartiq / redpid
migen + misoc + redpitaya = digital servo
☆36Updated 6 years ago
Alternatives and similar repositories for redpid:
Users that are interested in redpid are comparing it to the libraries listed below
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- SDK for FPGA / Linux Instruments☆100Updated last month
- A testbench for an axi lite custom IP☆22Updated 10 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆38Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆55Updated 3 years ago
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆38Updated 7 months ago
- A tool for merging the MyHDL workflow with Vivado☆19Updated 4 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated last month
- JESD204b modules in VHDL☆29Updated 5 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆54Updated this week
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆102Updated 2 months ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆19Updated 9 years ago
- Extensible FPGA control platform☆55Updated last year
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆42Updated 3 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- ☆30Updated 3 years ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆58Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆70Updated 3 years ago
- Small footprint and configurable JESD204B core☆40Updated last week
- Verification Utilities for MyHDL☆17Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆27Updated last year
- FPGA Based lock in amplifier☆31Updated last year
- assorted library of utility cores for amaranth HDL☆85Updated 4 months ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆59Updated 9 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆100Updated last year