quartiq / redpidLinks
migen + misoc + redpitaya = digital servo
☆40Updated 6 years ago
Alternatives and similar repositories for redpid
Users that are interested in redpid are comparing it to the libraries listed below
Sorting:
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆62Updated 3 years ago
- ☆38Updated last month
- ☆19Updated 2 months ago
- SDK for FPGA / Linux Instruments☆101Updated 2 weeks ago
- Board repo for the ZCU216 RFSOC☆29Updated 3 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆39Updated 2 years ago
- Collections of guides and projects related to testing RedPitaya☆55Updated 5 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated last week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆60Updated last week
- Serial communication link bit error rate tester simulator, written in Python.☆109Updated this week
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Transform the Red Pitaya in an acquisition card☆32Updated 4 years ago
- NIST digital servo: an FPGA based fast digital feedback controller☆71Updated 8 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- FPGA Based lock in amplifier☆34Updated last year
- Repository for FPGA projects☆52Updated 8 months ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆65Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- ☆30Updated 4 years ago
- Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya☆45Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- Small footprint and configurable JESD204B core☆44Updated last month
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆114Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 4 months ago
- Python script to transform a VCD file to wavedrom format☆77Updated 2 years ago