RedPitaya / RedPitaya-FPGALinks
Repository for FPGA projects
☆57Updated 3 weeks ago
Alternatives and similar repositories for RedPitaya-FPGA
Users that are interested in RedPitaya-FPGA are comparing it to the libraries listed below
Sorting:
- RFSoC Spectrum Analyser Module on PYNQ.☆89Updated last year
- SDK for FPGA / Linux Instruments☆107Updated last month
- ☆21Updated 8 months ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆69Updated 4 years ago
- Python productivity for RFSoC platforms☆85Updated last month
- ☆46Updated last month
- Collections of guides and projects related to testing RedPitaya☆57Updated 6 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆71Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆40Updated 2 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆42Updated 3 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆120Updated this week
- Transform the Red Pitaya in an acquisition card☆35Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆125Updated 4 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆77Updated 3 years ago
- An HDL design for sending data over Ethernet☆48Updated 3 months ago
- ☆30Updated 4 years ago
- migen + misoc + redpitaya = digital servo☆41Updated 6 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆87Updated 11 months ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 4 years ago
- Python tools for signal integrity applications☆161Updated last week
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- A collection of demonstration digital filters☆162Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Updated 4 years ago