Repository for FPGA projects
☆64Dec 1, 2025Updated 3 months ago
Alternatives and similar repositories for RedPitaya-FPGA
Users that are interested in RedPitaya-FPGA are comparing it to the libraries listed below
Sorting:
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- Red Pitaya Ecosystem and Applications☆533Dec 17, 2025Updated 2 months ago
- ☆47Feb 18, 2026Updated 2 weeks ago
- Advanced DAQ Tools for the RedPitaya (STEMlab 125-14)☆44Dec 18, 2025Updated 2 months ago
- Collections of guides and projects related to testing RedPitaya☆58Nov 11, 2019Updated 6 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago
- ☆24Apr 12, 2025Updated 10 months ago
- Transform the Red Pitaya in an acquisition card☆35Jun 15, 2021Updated 4 years ago
- Notes on the Red Pitaya Open Source Instrument☆387Feb 21, 2026Updated last week
- Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…☆17Aug 4, 2025Updated 7 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 3 months ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Python API and interactive web applications☆29Feb 2, 2026Updated last month
- Lock-in and PID application for RedPitaya enviroment☆57Aug 21, 2025Updated 6 months ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- SDK for FPGA / Linux Instruments☆108Jan 28, 2026Updated last month
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- ☆25Jun 26, 2014Updated 11 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Spectroscopy lock application using RedPitaya☆113Feb 23, 2026Updated last week
- Vector Network Analyzer 10 KHz - 180 MHz☆25Sep 2, 2018Updated 7 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- GSI Timing Gateware and Tools☆14Feb 25, 2026Updated last week
- ☆10Mar 20, 2021Updated 4 years ago
- Python productivity for RFSoC platforms☆89Oct 31, 2025Updated 4 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆114Jan 28, 2026Updated last month
- Notes on the Eclypse Z7 development board☆16Oct 25, 2025Updated 4 months ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- A scanning transfer cavity laser stabilization scheme based on the Red Pitaya STEMlab platform; Pultinevicius et al., Rev. Sci. Instrum. …☆15Dec 15, 2025Updated 2 months ago
- Thesis: Custom Filter Designs on the Red Pitaya☆12Jan 8, 2018Updated 8 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- RedPitaya application: Software Defined Radio (SDR) for an 8-channel WSPR receiver.☆10Jan 29, 2018Updated 8 years ago
- VHDL Library for implementing common DSP functionality.☆31Oct 5, 2018Updated 7 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆62Jul 5, 2022Updated 3 years ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆13Aug 29, 2018Updated 7 years ago
- A VHDL implementation of an Ethernet MAC☆16Aug 13, 2012Updated 13 years ago