Repository for FPGA projects
☆82Sep 21, 2026Updated this week
Alternatives and similar repositories for RedPitaya-FPGA
Users that are interested in RedPitaya-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Apr 12, 2025Updated last year
- ☆54Jun 3, 2026Updated 3 months ago
- Collections of guides and projects related to testing RedPitaya☆59Nov 11, 2019Updated 6 years ago
- Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…☆19Aug 4, 2025Updated last year
- Red Pitaya Ecosystem and Applications☆567Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Notes on the Red Pitaya Open Source Instrument☆409Updated this week
- Python API and interactive web applications☆30Aug 27, 2026Updated 3 weeks ago
- Advanced DAQ Tools for the RedPitaya (STEMlab 125-14)☆46Jun 24, 2026Updated 3 months ago
- Lock-in and PID application for RedPitaya enviroment☆58Aug 21, 2025Updated last year
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- SDK for FPGA / Linux Instruments☆113Jun 30, 2026Updated 2 months ago
- Thesis: Custom Filter Designs on the Red Pitaya☆13Jan 8, 2018Updated 8 years ago
- Notes on the Eclypse Z7 development board☆17Apr 9, 2026Updated 5 months ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Spectroscopy lock application using RedPitaya☆126Aug 31, 2026Updated 3 weeks ago
- ☆27Jun 26, 2014Updated 12 years ago
- Interactive explanation of the NV center in diamond using energy level diagrams. Includes visual, intuitive breakdown of optical and spin…☆52Aug 15, 2025Updated last year
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- ☆10Mar 20, 2021Updated 5 years ago
- UART to AXI Stream interface written in VHDL☆20Oct 20, 2022Updated 3 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆27Apr 16, 2023Updated 3 years ago
- Building your own SDR DDC/DUC transceiver with DIY modules from aliexpress☆34Nov 11, 2019Updated 6 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- Python productivity for RFSoC platforms☆102Updated this week
- Software defined radio on a STM32H7 microcontroller☆14Sep 17, 2023Updated 3 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- pyrpl turns your RedPitaya into a powerful DSP device, especially suitable as a lockbox in quantum optics experiments.☆210Updated this week
- FPGA Based lock in amplifier☆40Dec 28, 2023Updated 2 years ago
- RedPitaya application: Software Defined Radio (SDR) for an 8-channel WSPR receiver.☆10Jan 29, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Forked from Beagle_SDR_GPS for specialized add-on SDR board with 16-Bit ADC which improved from KiwiSDR.☆15Sep 15, 2020Updated 6 years ago
- Vector Network Analyzer 10 KHz - 180 MHz☆26Sep 2, 2018Updated 8 years ago
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- Low-latency branching for heralded remote entanglement generation (ARTIQ).☆10Nov 22, 2023Updated 2 years ago
- Tutorials available here:☆43Apr 7, 2026Updated 5 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆122Jan 28, 2026Updated 7 months ago