RedPitaya / RedPitaya-FPGALinks
Repository for FPGA projects
☆56Updated last month
Alternatives and similar repositories for RedPitaya-FPGA
Users that are interested in RedPitaya-FPGA are comparing it to the libraries listed below
Sorting:
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- ☆19Updated 6 months ago
- ☆42Updated this week
- Collections of guides and projects related to testing RedPitaya☆56Updated 5 years ago
- Python productivity for RFSoC platforms☆83Updated 3 weeks ago
- SDK for FPGA / Linux Instruments☆104Updated this week
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- Transform the Red Pitaya in an acquisition card☆34Updated 4 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Repository for the development of an FPGA based DSP Lock-In Amplifier☆71Updated 2 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆114Updated last week
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆38Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications☆41Updated 3 years ago
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆86Updated 9 months ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆54Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆75Updated 3 years ago
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- ☆30Updated 4 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆235Updated 2 years ago
- migen + misoc + redpitaya = digital servo☆41Updated 6 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆28Updated 2 years ago