Repository for FPGA projects
☆78Aug 8, 2026Updated 3 weeks ago
Alternatives and similar repositories for RedPitaya-FPGA
Users that are interested in RedPitaya-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Apr 12, 2025Updated last year
- ☆53Jun 3, 2026Updated 3 months ago
- Collections of guides and projects related to testing RedPitaya☆59Nov 11, 2019Updated 6 years ago
- Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…☆19Aug 4, 2025Updated last year
- Red Pitaya Ecosystem and Applications☆560Aug 12, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Transform the Red Pitaya in an acquisition card☆35Jun 15, 2021Updated 5 years ago
- Notes on the Red Pitaya Open Source Instrument☆404Updated this week
- Python API and interactive web applications☆30Aug 27, 2026Updated last week
- Advanced DAQ Tools for the RedPitaya (STEMlab 125-14)☆45Jun 24, 2026Updated 2 months ago
- Lock-in and PID application for RedPitaya enviroment☆58Aug 21, 2025Updated last year
- SDK for FPGA / Linux Instruments☆113Jun 30, 2026Updated 2 months ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- Notes on the Eclypse Z7 development board☆17Apr 9, 2026Updated 4 months ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Spectroscopy lock application using RedPitaya☆126Updated this week
- ☆27Jun 26, 2014Updated 12 years ago
- Interactive explanation of the NV center in diamond using energy level diagrams. Includes visual, intuitive breakdown of optical and spin…☆52Aug 15, 2025Updated last year
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- ☆10Mar 20, 2021Updated 5 years ago
- UART to AXI Stream interface written in VHDL☆20Oct 20, 2022Updated 3 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆26Apr 16, 2023Updated 3 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- Building your own SDR DDC/DUC transceiver with DIY modules from aliexpress☆33Nov 11, 2019Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- Python productivity for RFSoC platforms☆101Updated this week
- Software defined radio on a STM32H7 microcontroller☆14Sep 17, 2023Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆13Dec 9, 2018Updated 7 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆15Sep 20, 2020Updated 5 years ago
- FPGA Based lock in amplifier☆40Dec 28, 2023Updated 2 years ago
- RedPitaya application: Software Defined Radio (SDR) for an 8-channel WSPR receiver.☆10Jan 29, 2018Updated 8 years ago
- Forked from Beagle_SDR_GPS for specialized add-on SDR board with 16-Bit ADC which improved from KiwiSDR.☆15Sep 15, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago
- A fresh Multichannel Analyser app for the Red Pitaya☆19Jul 5, 2024Updated 2 years ago
- Low-latency branching for heralded remote entanglement generation (ARTIQ).☆10Nov 22, 2023Updated 2 years ago
- Tutorials available here:☆42Apr 7, 2026Updated 4 months ago
- PlutoSDR BSP build system based on buildroot☆11Sep 19, 2017Updated 8 years ago
- Get ALL of the AKER Kit source file packs. If you love them, don't forget to tell us about it - aaron@akerkits.com☆10May 24, 2017Updated 9 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆122Jan 28, 2026Updated 7 months ago