Repository for FPGA projects
☆86Oct 24, 2026Updated 2 weeks ago
Alternatives and similar repositories for RedPitaya-FPGA
Users that are interested in RedPitaya-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆25Apr 12, 2025Updated last year
- ☆54Jun 3, 2026Updated 5 months ago
- Red Pitaya Ecosystem and Applications☆572Oct 31, 2026Updated last week
- Collections of guides and projects related to testing RedPitaya☆59Nov 11, 2019Updated 6 years ago
- Notes on the Red Pitaya Open Source Instrument☆413Sep 20, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Advanced DAQ Tools for the RedPitaya (STEMlab 125-14)☆46Jun 24, 2026Updated 4 months ago
- Lock-in and PID application for RedPitaya enviroment☆60Oct 30, 2026Updated last week
- Notes on the Red Pitaya Open Source Instrument☆13Updated this week
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- SDK for FPGA / Linux Instruments☆115Oct 29, 2026Updated last week
- Logic Input Triggered High-resolution Pulser☆13Mar 24, 2020Updated 6 years ago
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- pyrpl turns your RedPitaya into a powerful DSP device, especially suitable as a lockbox in quantum optics experiments.☆219Oct 30, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Notes on the Eclypse Z7 development board☆17Apr 9, 2026Updated 6 months ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago
- ☆12May 6, 2019Updated 7 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- ☆29Jun 26, 2014Updated 12 years ago
- Python code translations for the book Collins, Travis F., Robin Getz, Di Pu, Alexander M. Wyglinski: Software-Defined Radio for Engineers☆16Mar 29, 2020Updated 6 years ago
- A repository of information and source files for toolflow-supported hardware☆38Jul 15, 2022Updated 4 years ago
- ☆10Mar 20, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆27Apr 16, 2023Updated 3 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 3 years ago
- Software defined radio on a STM32H7 microcontroller☆15Sep 17, 2023Updated 3 years ago
- UART to AXI Stream interface written in VHDL☆21Oct 20, 2022Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆128Oct 18, 2016Updated 10 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 8 years ago
- Python productivity for RFSoC platforms☆107Sep 29, 2026Updated last month
- RFSoC Spectrum Analyser Module on PYNQ.☆94Oct 28, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- NIST digital servo: an FPGA based fast digital feedback controller☆85Jun 5, 2017Updated 9 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Interactive explanation of the NV center in diamond using energy level diagrams. Includes visual, intuitive breakdown of optical and spin…☆51Aug 15, 2025Updated last year
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- Lightweight UART core in VHDL☆14Jan 18, 2025Updated last year
- RedPitaya application: Software Defined Radio (SDR) for an 8-channel WSPR receiver.☆10Jan 29, 2018Updated 8 years ago