RedPitaya / RedPitaya-FPGA

Related projects ⓘ

Alternatives and complementary repositories for RedPitaya-FPGA

• dspsandbox / Pynq-Redpitaya-125
  ☆18Updated last year
• Xilinx / PYNQ_RFSOC_Workshop
  Open-sourcing the PYNQ & RFSoC workshop materials
  ☆56Updated 4 years ago
• sarafs1926 / ZCU216-PYNQ
  Board repo for the ZCU216 RFSOC
  ☆25Updated 2 years ago
• strath-sdr / rfsoc_sam
  RFSoC Spectrum Analyser Module on PYNQ.
  ☆69Updated 4 months ago
• apotocnik / redpitaya_guide
  Collections of guides and projects related to testing RedPitaya
  ☆49Updated 5 years ago
• Koheron / koheron-sdk
  SDK for FPGA / Linux Instruments
  ☆101Updated 2 weeks ago
• madamic / zynq_tdc
  A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC
  ☆50Updated 3 years ago
• dspsandbox / FPGA-Notes-for-Scientists
  ☆24Updated 2 weeks ago
• Xilinx / RFSoC-PYNQ
  Python productivity for RFSoC platforms
  ☆57Updated 6 months ago
• strath-sdr / rfsoc_qpsk
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆91Updated last year
• alex123go / RedPitaya_Acquisition
  Transform the Red Pitaya in an acquisition card
  ☆28Updated 3 years ago
• strath-sdr / rfsoc_studio
  The Strathclyde RFSoC Studio Installer for PYNQ.
  ☆26Updated last year
• strath-sdr / RFSoC-Book
  Companion Jupyter Notebooks for the RFSoC-Book.
  ☆147Updated last year
• strath-sdr / rfsoc_ofdm
  PYNQ example of an OFDM Transmitter and Receiver on RFSoC.
  ☆44Updated last year
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆98Updated last month
• jddes / Frequency-comb-DPLL
  Digital Phase-locked-loop software for Locking a Frequency Comb using a Red Pitaya
  ☆36Updated 6 months ago
• strath-sdr / rfsoc_radio
  PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.
  ☆31Updated last year
• Xilinx / SDFEC-PYNQ
  A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC
  ☆13Updated 2 years ago
• sinara-hw / RFSOC-AMC
  AMC module with Xilinx RF-SoC and two analog front-end mezzanines for SDR and quantum applications
  ☆36Updated 2 years ago
• nkrackow / SingularitySurfer-FPGA-Lock-In-Amplifier
  Repository for the development of an FPGA based DSP Lock-In Amplifier
  ☆56Updated last year
• BBN-Q / VHDL-JESD204b
  JESD204b modules in VHDL
  ☆29Updated 5 years ago
• strath-sdr / rfsoc_notebooks
  A collection of RFSoC introductory notebooks for PYNQ.
  ☆19Updated 3 years ago
• quartiq / redpid
  migen + misoc + redpitaya = digital servo
  ☆36Updated 5 years ago
• strath-sdr / rfsoc_frequency_planner
  An RFSoC Frequency Planner developed using Python.
  ☆20Updated last year
• Xilinx / RFSoC-MTS
  A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).
  ☆20Updated last year
• Xilinx / RFSoC2x2-PYNQ
  RFSoC2x2 board repo for PYNQ
  ☆17Updated 2 years ago
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆55Updated 2 years ago
• ZipCPU / dpll
  A collection of phase locked loop (PLL) related projects
  ☆99Updated 10 months ago
• strath-sdr / rfsoc_qsfp_offload
  RFSoC QSFP Data Offload Design with GNU Radio
  ☆15Updated 5 months ago
• Xilinx / Vitis_Model_Composer
  Vitis Model Composer Examples and Tutorials
  ☆75Updated this week