Repository for FPGA projects
☆64Dec 1, 2025Updated 4 months ago
Alternatives and similar repositories for RedPitaya-FPGA
Users that are interested in RedPitaya-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Red Pitaya Ecosystem and Applications☆537Dec 17, 2025Updated 3 months ago
- Python API and interactive web applications☆29Feb 2, 2026Updated 2 months ago
- Advanced DAQ Tools for the RedPitaya (STEMlab 125-14)☆44Mar 30, 2026Updated 2 weeks ago
- Collections of guides and projects related to testing RedPitaya☆58Nov 11, 2019Updated 6 years ago
- ☆47Feb 18, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Notes on the Red Pitaya Open Source Instrument☆391Updated this week
- ☆24Apr 12, 2025Updated last year
- Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…☆17Aug 4, 2025Updated 8 months ago
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 5 years ago
- Lock-in and PID application for RedPitaya enviroment☆56Aug 21, 2025Updated 7 months ago
- SDK for FPGA / Linux Instruments☆109Mar 20, 2026Updated 3 weeks ago
- Thesis: Custom Filter Designs on the Red Pitaya☆12Jan 8, 2018Updated 8 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated last month
- Spectroscopy lock application using RedPitaya☆116Mar 16, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- ☆27Jun 26, 2014Updated 11 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆25Apr 16, 2023Updated 2 years ago
- ☆10Mar 20, 2021Updated 5 years ago
- A repository of information and source files for toolflow-supported hardware☆33Jul 15, 2022Updated 3 years ago
- Python productivity for RFSoC platforms☆91Oct 31, 2025Updated 5 months ago
- pyrpl turns your RedPitaya into a powerful DSP device, especially suitable as a lockbox in quantum optics experiments.☆193Updated this week
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- FPGA Based lock in amplifier☆38Dec 28, 2023Updated 2 years ago
- Python tools for spectral analysis☆15Mar 10, 2026Updated last month
- Vector Network Analyzer 10 KHz - 180 MHz☆26Sep 2, 2018Updated 7 years ago
- A fresh Multichannel Analyser app for the Red Pitaya☆19Jul 5, 2024Updated last year
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- Get ALL of the AKER Kit source file packs. If you love them, don't forget to tell us about it - aaron@akerkits.com☆10May 24, 2017Updated 8 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆114Jan 28, 2026Updated 2 months ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆26Mar 27, 2025Updated last year
- Tutorials available here:☆37Apr 7, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- FPGA for uSDR☆21Mar 27, 2026Updated 2 weeks ago
- A VHDL implementation of an Ethernet MAC☆16Aug 13, 2012Updated 13 years ago
- The source code for the XTRX FPGA image☆17Nov 19, 2022Updated 3 years ago