Repository for FPGA projects
☆84Oct 9, 2026Updated last week
Alternatives and similar repositories for RedPitaya-FPGA
Users that are interested in RedPitaya-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆25Apr 12, 2025Updated last year
- ☆54Jun 3, 2026Updated 4 months ago
- Collections of guides and projects related to testing RedPitaya☆59Nov 11, 2019Updated 6 years ago
- Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…☆19Aug 4, 2025Updated last year
- Red Pitaya Ecosystem and Applications☆567Oct 9, 2026Updated last week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Transform the Red Pitaya in an acquisition card☆35Jun 15, 2021Updated 5 years ago
- Notes on the Red Pitaya Open Source Instrument☆411Sep 20, 2026Updated 3 weeks ago
- Python API and interactive web applications☆30Aug 27, 2026Updated last month
- Advanced DAQ Tools for the RedPitaya (STEMlab 125-14)☆46Jun 24, 2026Updated 3 months ago
- Lock-in and PID application for RedPitaya enviroment☆59Updated this week
- Blackman-Harris Window functions (3-, 5-, 7-term etc.) from 1K to 64M points based only on LUTs and DSP48s FPGA resources. Main core - CO…☆13Aug 14, 2020Updated 6 years ago
- SDK for FPGA / Linux Instruments☆113Updated this week
- Thesis: Custom Filter Designs on the Red Pitaya☆13Jan 8, 2018Updated 8 years ago
- Notes on the Eclypse Z7 development board☆17Apr 9, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- Spectroscopy lock application using RedPitaya☆127Updated this week
- ☆29Jun 26, 2014Updated 12 years ago
- Interactive explanation of the NV center in diamond using energy level diagrams. Includes visual, intuitive breakdown of optical and spin…☆52Aug 15, 2025Updated last year
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- ☆10Mar 20, 2021Updated 5 years ago
- UART to AXI Stream interface written in VHDL☆20Oct 20, 2022Updated 3 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆27Apr 16, 2023Updated 3 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Building your own SDR DDC/DUC transceiver with DIY modules from aliexpress☆34Nov 11, 2019Updated 6 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 3 years ago
- The implementation of AD9371 on KC705☆21Jun 10, 2025Updated last year
- Python productivity for RFSoC platforms☆105Sep 29, 2026Updated 2 weeks ago
- A repository of information and source files for toolflow-supported hardware☆38Jul 15, 2022Updated 4 years ago
- Software defined radio on a STM32H7 microcontroller☆14Sep 17, 2023Updated 3 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- pyrpl turns your RedPitaya into a powerful DSP device, especially suitable as a lockbox in quantum optics experiments.☆214Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA Based lock in amplifier☆40Dec 28, 2023Updated 2 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- RedPitaya application: Software Defined Radio (SDR) for an 8-channel WSPR receiver.☆10Jan 29, 2018Updated 8 years ago
- Forked from Beagle_SDR_GPS for specialized add-on SDR board with 16-Bit ADC which improved from KiwiSDR.☆15Sep 15, 2020Updated 6 years ago
- Vector Network Analyzer 10 KHz - 180 MHz☆26Sep 2, 2018Updated 8 years ago
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago
- A fresh Multichannel Analyser app for the Red Pitaya☆19Jul 5, 2024Updated 2 years ago