pavel-demin / red-pitaya-notesLinks
Notes on the Red Pitaya Open Source Instrument
☆362Updated 2 weeks ago
Alternatives and similar repositories for red-pitaya-notes
Users that are interested in red-pitaya-notes are comparing it to the libraries listed below
Sorting:
- Notes on STEMlab 122.88-16 SDR☆72Updated 4 years ago
- Red Pitaya Ecosystem and Applications☆506Updated 2 months ago
- Collections of guides and projects related to testing RedPitaya☆55Updated 5 years ago
- SDK for FPGA / Linux Instruments☆101Updated 2 weeks ago
- Under development open hardware microwave vector network analyzer☆194Updated last year
- Python interfaces for ADI hardware with IIO drivers (aka peyote)☆180Updated last week
- ☆189Updated 7 years ago
- Second version of homemade 30 MHz - 6 GHz VNA☆233Updated 5 months ago
- PlutoSDR Firmware☆377Updated 8 months ago
- 1MHz to 6GHz USB based vector network analyzer☆144Updated 4 years ago
- A GTK+ based oscilloscope application for interfacing with various IIO devices☆294Updated last month
- A Python wrapper to the OpenEMS FDTD solver with Kicad footprint generation☆86Updated last year
- a simple and cheap vector network analyzer, including support software☆161Updated 4 years ago
- The USRP™ Hardware Driver FPGA Repository☆289Updated 3 years ago
- IIO blocks for GNU Radio☆102Updated last year
- Companion Jupyter Notebooks for the RFSoC-Book.☆188Updated 2 years ago
- Repository for FPGA projects☆52Updated 8 months ago
- AD9361 based USB3 SDR☆115Updated 7 years ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- Transform the Red Pitaya in an acquisition card☆33Updated 4 years ago
- Export Qucs RF schematics to KiCad layouts & OpenEMS scripts☆140Updated 4 months ago
- 80MHz bandwidth with LimeSDR-Mini and GQRX☆112Updated 4 years ago
- ☆19Updated 2 months ago
- Maia SDR is an open-source FPGA-based SDR project focusing on the ADALM Pluto☆284Updated 2 months ago
- Small scripts and examples to make interacting with the PlutoSDR easier☆88Updated 8 months ago
- High-level python interface to OpenEMS with automatic mesh generation☆88Updated 11 months ago
- Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board☆104Updated 3 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆209Updated last month
- Python bindings for LMS7002M with SoapySDR backend☆66Updated 3 years ago
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆89Updated last week