为了学习UVM验证相关知识，需要动手尝试实际的项目。作为一个初学者，难以接触到实际的项目，于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中，挑选出一个简单的小设计，作为我的验证对象，并围绕它编写了UVM验证环境。
☆25Oct 9, 2020Updated 5 years ago
Alternatives and similar repositories for UVM_Verification_for_P2S_Data_Converter
Users that are interested in UVM_Verification_for_P2S_Data_Converter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆21Apr 11, 2022Updated 4 years ago
- SystemVerilog UVM testbench example☆38May 8, 2024Updated 2 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago
- UVM examples and projects☆161Jun 28, 2025Updated 11 months ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆51Mar 2, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This is for uvm_tb_gen☆53Feb 13, 2025Updated last year
- ☆12May 31, 2016Updated 9 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- ahb scram controller, design and verification☆29Jun 20, 2018Updated 7 years ago
- Sample UVM code for axi ram dut☆39Dec 14, 2021Updated 4 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆15Mar 26, 2024Updated 2 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆17Jul 7, 2018Updated 7 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆11Mar 23, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- C++软件开发工程师面试学习笔记☆12Oct 2, 2020Updated 5 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆28Mar 26, 2020Updated 6 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆38Feb 6, 2019Updated 7 years ago
- Computing calibrated prediction intervals for neural network regressors☆10May 28, 2019Updated 7 years ago
- python web enhence tutorials☆20Aug 4, 2020Updated 5 years ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆55Feb 18, 2022Updated 4 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆197Jul 23, 2018Updated 7 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verification of an Asynchronous FIFO using UVM & SVA☆12Jun 26, 2025Updated 11 months ago
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 9 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆26Feb 16, 2022Updated 4 years ago
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- Prediction Intervals: Split Normal Mixture from Quality-Driven Deep Ensembles. Published at Uncertainty in AI (UAI) 2020.☆11Aug 31, 2020Updated 5 years ago
- VIP for AXI Protocol☆176May 24, 2022Updated 4 years ago
- Super Resolution Convolutional Neural Network (SRCNN) for Python/Torch, Numpy and Avnet's ZedBoard☆18Feb 24, 2021Updated 5 years ago
- FPGA-based SNN Accelerator Toy☆41Apr 17, 2026Updated last month
- Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System…☆13Oct 8, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- UVM Verification IP to uart2bus IP.☆25Mar 7, 2022Updated 4 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆64Aug 9, 2020Updated 5 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆36Nov 30, 2022Updated 3 years ago
- To verify the SPI Master IP using the APB and SPI AVIPs☆22Apr 21, 2022Updated 4 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆21Apr 8, 2024Updated 2 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago