Dongtata2020 / UVM_Verification_for_P2S_Data_ConverterLinks
为了学习UVM验 证相关知识,需要动手尝试实际的项目。作为一个初学者,难以接触到实际的项目,于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中,挑选出一个简单的小设计,作为我的验证对象,并围绕它编写了UVM验证环境。
☆24Updated 5 years ago
Alternatives and similar repositories for UVM_Verification_for_P2S_Data_Converter
Users that are interested in UVM_Verification_for_P2S_Data_Converter are comparing it to the libraries listed below
Sorting:
- 数字IC秋招项目、手撕代码☆39Updated last year
- 数字IC设计 学习笔记☆159Updated 3 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆116Updated 8 years ago
- ☆19Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆190Updated 7 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Updated 5 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆106Updated 4 years ago
- Novel GUI Based UVM Testbench Template Builder☆149Updated 4 years ago
- UVM and System Verilog Manuals☆47Updated 6 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Updated 8 years ago
- This is the main repository for all the examples for the book Practical UVM☆213Updated 5 years ago
- Integration of SIFT and LES Algorithms☆14Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆163Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆134Updated 4 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Updated 5 years ago
- Reference examples and short projects using UVM Methodology☆286Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆58Updated 4 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- IC Verification & SV Demo☆55Updated 4 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆211Updated 2 years ago
- ARM中通过APB总线连接的UART模块☆70Updated 5 years ago
- ☆153Updated last month
- UVM AHB VIP☆90Updated 3 months ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆116Updated last year
- uvm AXI BFM(bus functional model)☆264Updated 12 years ago
- 数字IC验证案例(SV and UVM)☆26Updated 4 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 3 years ago
- AMBA AXI VIP☆438Updated last year
- UVM实战随书源码☆57Updated 6 years ago
- UVM examples and projects☆153Updated 6 months ago