为了学习UVM验证相关知识，需要动手尝试实际的项目。作为一个初学者，难以接触到实际的项目，于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中，挑选出一个简单的小设计，作为 我的验证对象，并围绕它编写了UVM验证环境。
☆27Oct 9, 2020Updated 5 years ago
Alternatives and similar repositories for UVM_Verification_for_P2S_Data_Converter
Users that are interested in UVM_Verification_for_P2S_Data_Converter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆17Jul 7, 2018Updated 8 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆22Apr 11, 2022Updated 4 years ago
- SystemVerilog UVM testbench example☆38May 8, 2024Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆67Oct 19, 2023Updated 2 years ago
- This is for uvm_tb_gen☆56Feb 13, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- UVM examples and projects☆169Jun 28, 2025Updated last year
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆52Mar 2, 2022Updated 4 years ago
- wifi☆12Jun 13, 2017Updated 9 years ago
- An UVM example of UART☆20Aug 31, 2020Updated 6 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year
- Bitmap Processing Library & AXI-Stream Video Image VIP☆37Apr 11, 2022Updated 4 years ago
- ahb scram controller, design and verification☆29Jun 20, 2018Updated 8 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- This is my MTech Thesis Dissertation Topic.☆11Oct 21, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 将 Verilog 设计规范、流水线模式与 FPGA 优化笔记结构化为可查询的本地知识库，供本地智能代理或脚本检索并返回带出处的实现建议与示例代码。☆25May 23, 2026Updated 3 months ago
- Mirror of william_william/uvm-mcdf on Gitee☆39Nov 30, 2022Updated 3 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆36Jun 27, 2024Updated 2 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆28Mar 26, 2020Updated 6 years ago
- C++软件开发工程师面试学习笔记☆12Oct 2, 2020Updated 5 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 8 years ago
- 复旦大学 数字逻辑与部件设计实验 2020秋☆55Feb 18, 2022Updated 4 years ago
- 关于CIC滤波器、ISOP补偿器、HB滤波器的相关Matlab仿真与FPGA工程☆17Dec 25, 2023Updated 2 years ago
- ABSTRACT: In this paper, a two-stage grid connected photovoltaic system present which consists of inverter and dc-dc converter (Boost con…☆11Sep 15, 2021Updated 4 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆203Jul 23, 2018Updated 8 years ago
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Wavious DDR (WDDR) Physical interface (PHY) Software☆27Feb 16, 2022Updated 4 years ago
- Open-source RTL IP developement for IIR/FIR filters in SystemVerilog, along with the C model and verification IP in UVM☆15Jul 8, 2026Updated last month
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆29Jul 27, 2018Updated 8 years ago
- Super Resolution Convolutional Neural Network (SRCNN) for Python/Torch, Numpy and Avnet's ZedBoard☆21Feb 24, 2021Updated 5 years ago
- Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…☆21Apr 8, 2024Updated 2 years ago
- General Purpose I/O agent written in UVM☆17Jun 29, 2017Updated 9 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆70Aug 9, 2020Updated 6 years ago