Dongtata2020 / UVM_Verification_for_P2S_Data_Converter
为了学习UVM验证相关知识，需要动手尝试实际的项目。作为一个初学者，难以接触到实际的项目，于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中，挑选出一个简单的小设计，作为我的验证对象，并围绕它编写了UVM验证环境。
☆20Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for UVM_Verification_for_P2S_Data_Converter
- 支持AXI总线协议的8k×8 SP SRAM☆24Updated 4 years ago
- AHB to APB Bridge VIP☆28Updated 5 years ago
- System on Chip verified with UVM/OSVVM/FV☆23Updated 3 weeks ago
- UVM Verification IP to uart2bus IP.☆21Updated 2 years ago
- 数字IC秋招项目、手撕代码☆33Updated 7 months ago
- An uvm verification env for ahb2apb bridge☆47Updated 3 years ago
- ahb scram controller, design and verification☆27Updated 6 years ago
- UART design in SV and verification using UVM and SV☆37Updated 4 years ago
- 数字IC验证案例（SV and UVM）☆25Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆47Updated 4 years ago
- my UVM training projects☆28Updated 5 years ago
- Verification IP for I2C protocol☆36Updated 3 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆34Updated 4 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆71Updated last year
- IC Verification & SV Demo☆45Updated 3 years ago
- a very simple risc_cpu verification demo with uvm☆22Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆26Updated 4 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆89Updated 6 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆54Updated last year
- Sample UVM code for axi ram dut☆28Updated 2 years ago
- generate UVM testbench using python☆26Updated 6 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆154Updated 6 years ago
- UVM AHB VIP☆76Updated 2 years ago
- DDR3 function verification environment in UVM☆21Updated 6 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆34Updated 4 years ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆39Updated 2 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆15Updated last year
- ARM中通过APB总线连接的UART模块☆59Updated 4 years ago
- Verification IP for SPI protocol☆16Updated 4 years ago