Dongtata2020 / UVM_Verification_for_P2S_Data_Converter
为了学习UVM验证相关知识,需要动手尝试实际的项目。作为一个初学者,难以接触到实际的项目,于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中,挑选出一个简单的小设计,作为我的验证对象,并围绕它编写了UVM验证环境。
☆23Updated 4 years ago
Alternatives and similar repositories for UVM_Verification_for_P2S_Data_Converter:
Users that are interested in UVM_Verification_for_P2S_Data_Converter are comparing it to the libraries listed below
- 数字IC秋招项目、手撕代码☆35Updated last year
- 数字IC验证案例(SV and UVM)☆26Updated 4 years ago
- An uvm verification env for ahb2apb bridge☆50Updated 4 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- ARM中通过APB总线连接的UART模块☆64Updated 5 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆96Updated 7 years ago
- ahb scram controller, design and verification☆27Updated 6 years ago
- IC Verification & SV Demo☆53Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆169Updated 6 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- UVM AHB VIP☆83Updated 5 months ago
- Mirror of william_william/uvm-mcdf on Gitee☆22Updated 2 years ago
- AHB to APB Bridge VIP☆29Updated 6 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆49Updated 4 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆83Updated 3 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆11Updated 4 months ago
- UVM examples and projects☆131Updated 6 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆88Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆44Updated 4 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆148Updated 5 years ago
- Sample UVM code for axi ram dut☆32Updated 3 years ago
- This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/☆40Updated 3 years ago
- ☆40Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆120Updated 3 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆113Updated 7 years ago
- VIP for AXI Protocol☆131Updated 2 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆27Updated 6 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- ☆18Updated 5 years ago
- 数字IC设计 学习笔记☆131Updated 3 years ago