ceph / python-jenkinsLinks
fork of python-jenkins for https://review.openstack.org/460363
☆11Updated 8 years ago
Alternatives and similar repositories for python-jenkins
Users that are interested in python-jenkins are comparing it to the libraries listed below
Sorting:
- EPICS driver for Micro Research Finland event timing system devices☆10Updated 3 months ago
- systemd-style scripts for procServ with the intent of running an EPICS IOC☆11Updated 2 years ago
- Simple Python Module to access PCIe Endpoint BARs☆23Updated last month
- Fast Linear Accelerator Model Engine☆10Updated 9 months ago
- ☆12Updated this week
- CUDA Custom Buffers and example blocks☆22Updated 3 years ago
- ☆19Updated 2 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Updated 4 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆90Updated 11 months ago
- Ten Thousand Failures Blog☆12Updated 11 years ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Updated 8 years ago
- Generic Logic Interfacing Project☆48Updated 5 years ago
- Hardware Description Language Translator☆18Updated last week
- Digital Circuit rendering engine☆39Updated 6 months ago
- UVM Python Verification Agents Library☆15Updated 4 years ago
- ☆16Updated 2 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- Simple Socket Protocol for Embedded Systems☆10Updated last month
- 10 Gbit/s flexible and extensible Ethernet FPGA-based traffic generator☆11Updated 11 years ago
- ☆18Updated 3 years ago
- Mini RISC-V toolchain for Linux consisting of compiler, simulator and disassembler.☆11Updated 3 years ago
- A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …☆48Updated 2 years ago
- Verilog modules for software-defined radio.☆18Updated 13 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆50Updated 4 years ago
- A collection of SPI related cores☆21Updated last year
- ☆12Updated 2 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Updated 2 years ago
- ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…☆79Updated 3 years ago
- wavedrom to verilog converter☆17Updated 4 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Updated 2 years ago