DNA-and-Natural-Algorithms-Group / peppercornenumerator

Related projects ⓘ

Alternatives and complementary repositories for peppercornenumerator

• devsim / symdiff
  Symbolic differentation of algebraic expressions with Python and Tcl interfaces.
  ☆13Updated 3 weeks ago
• zglue / ZEF
  zGlue Chiplet Info Exchange Format (ZEF)
  ☆10Updated 3 years ago
• DNA-and-Natural-Algorithms-Group / piperine
  Piperine compiles abstract CRNs into DNA sequences and estimates how much the generated DNA implementations may participate in undesired …
  ☆21Updated 11 months ago
• seanbaxter / mgpu-shaders
  moderngpu algorithms for C++ shaders
  ☆16Updated 3 years ago
• mballance / fwrisc-s
  ☆10Updated 5 years ago
• michalpaszkowski / LLVM-Canon
  LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…
  ☆12Updated 6 months ago
• vtereshkov / fem
  I ❤︎ FEM: A finite element method demo in Umka and tophat
  ☆16Updated 2 months ago
• bespoke-silicon-group / bsg_replicant
  BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade
  ☆26Updated this week
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆25Updated this week
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆15Updated last week
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated 2 weeks ago
• ChezJrk / verified-scheduling
  ☆34Updated 7 months ago
• ZipCPU / qoiimg
  Quite OK image compression Verilog implementation
  ☆15Updated 5 months ago
• SamuelBayliss / Potholes
  Polyhedral Compilation tool for High Level Synthesis.
  ☆10Updated 10 years ago
• seanbaxter / apex
  tokenizer and parser for circle projects
  ☆11Updated 5 years ago
• vegaluisjose / vast
  Verilog AST
  ☆19Updated 11 months ago
• RohanNagar / parallel-logic-networks
  Gate-Level Simulation on a GPU
  ☆9Updated 8 years ago
• skiphansen / pano_man
  Simulation of the classic Pacman arcade game on a PanoLogic thin client.
  ☆32Updated 5 years ago
• cair / TsetlinMachineC
  A C implementation of the Tsetlin Machine
  ☆14Updated 5 years ago
• ThaumicMekanism / venusbackend
  This is the universal backend for the Venus project.
  ☆7Updated 2 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆18Updated 5 years ago
• nicolasprevot / GpuShareSat
  Source code for GpuShareSat, a library for SAT solvers to use the GPU for clause sharing between CPU threads.
  ☆32Updated 3 years ago
• fegennari / CircuitSolver
  Digital/Analog Circuit Design and Simulation System for Windows
  ☆25Updated 5 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆21Updated 7 years ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆16Updated 2 months ago
• nkkav / yosys-examples
  Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)
  ☆20Updated 3 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated last year
• rsnikhil / Bluespec_BSV_Formal_Semantics
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Updated 8 years ago
• falk-hueffner / sematrope
  Superoptimizer using the z3 SMT solver
  ☆15Updated 3 years ago
• mattvenn / wokwi-verilog-gds-test
  ☆55Updated 2 years ago