DNA-and-Natural-Algorithms-Group / peppercornenumerator
domain-level nucleic acid reaction enumeration
☆10Updated last year
Alternatives and similar repositories for peppercornenumerator:
Users that are interested in peppercornenumerator are comparing it to the libraries listed below
- FPGA synthesis tool powered by program synthesis☆41Updated 2 months ago
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆14Updated 9 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆71Updated 8 months ago
- Embedded Universal DSL: a good DSL for us, by us☆32Updated this week
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 10 years ago
- A library for working with the posit number type.☆15Updated 4 years ago
- Verilog AST☆21Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated last week
- A low-level intermediate representation for hardware description languages☆28Updated 4 years ago
- A C++ Library for Hardware Design and Simulation☆15Updated 4 years ago
- GPU model checker☆11Updated 5 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- RISC-V GPGPU☆34Updated 4 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 7 years ago
- RISC-V BSV Specification☆18Updated 5 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆29Updated this week
- SMT-LIB benchmarks for shape computations from deep learning models in PyTorch☆18Updated 2 years ago
- Gate-Level Simulation on a GPU☆9Updated 8 years ago
- ☆10Updated 5 years ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- CacheFlow is a Linux kernel module that exposes the contents of the last-level cache on *most* ARM machines.☆16Updated 8 months ago
- ☆28Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 5 months ago
- YoWASP toolchain for Visual Studio Code☆18Updated last month
- netlistDB - Intermediate format for digital hardware representation with graph database API☆30Updated 3 years ago
- ☆35Updated 10 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated last week
- Gatery, a library for circuit design.☆19Updated 2 months ago