DNA-and-Natural-Algorithms-Group / peppercornenumeratorLinks
domain-level nucleic acid reaction enumeration
☆9Updated last year
Alternatives and similar repositories for peppercornenumerator
Users that are interested in peppercornenumerator are comparing it to the libraries listed below
Sorting:
- LLVM-Canon aims to transform LLVM modules into a canonical form by reordering and renaming instructions while preserving the same semanti…☆15Updated last year
- Embedded Universal DSL: a good DSL for us, by us☆38Updated this week
- Declarative MLIR compilers in Python!☆35Updated 4 years ago
- ☆40Updated last year
- FPGA synthesis tool powered by program synthesis☆49Updated last month
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- Memory consistency modelling using Alloy☆29Updated 4 years ago
- tokenizer and parser for circle projects☆11Updated 5 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- A library for working with the posit number type.☆15Updated 4 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆53Updated this week
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- FPGA-based HyperLogLog Accelerator☆12Updated 4 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆10Updated 11 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆70Updated 3 weeks ago
- ☆26Updated 2 years ago
- Sigmoid Numbers backed by IEEE Floats☆17Updated 7 years ago
- embedding MLIR in LEAN☆47Updated last year
- Library to interface Compilers and ML models for ML-Enabled Compiler Optimizations☆18Updated 2 weeks ago
- zGlue Chiplet Info Exchange Format (ZEF)☆10Updated 3 years ago
- Verilog AST☆21Updated last year
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆21Updated 2 weeks ago
- A C++ Library for Hardware Design and Simulation☆15Updated 5 years ago
- A formalization of first-order logic and Peano's axioms in Python☆20Updated last week
- sketches for egg: a flexible, high-performance e-graph library☆27Updated 3 months ago
- ☆10Updated 5 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Updated 3 months ago