escalab / GPTPU
GPTPU for SC 2021
☆51Updated 2 years ago
Alternatives and similar repositories for GPTPU:
Users that are interested in GPTPU are comparing it to the libraries listed below
- ☆93Updated this week
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆73Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 4 months ago
- ☆30Updated 2 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆32Updated 2 months ago
- ☆14Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆43Updated 4 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆109Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆88Updated 3 weeks ago
- IREE plugin repository for the AMD AIE accelerator☆89Updated this week
- agile hardware-software co-design☆46Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆29Updated 5 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated this week
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆53Updated this week
- BLAS implementation for Intel FPGA☆78Updated 4 years ago
- Singular Binarized Neural Network based on GPU Bit Operations (see our SC-19 paper)☆15Updated 4 years ago
- ☆25Updated 5 years ago
- Performance Prediction Toolkit for GPUs☆37Updated 3 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 11 months ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 6 months ago
- ☆11Updated last year
- ☆57Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆53Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆70Updated 5 years ago
- ☆41Updated this week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year