Alternatives and similar repositories for Manim-animation

Users that are interested in Manim-animation are comparing it to the libraries listed below

• zhijieshi / cse3666
  ☆22Updated 2 weeks ago
• giaccone / SpicePy
  Circuit simulator written in python
  ☆97Updated 2 years ago
• chipsalliance / silicon-notebooks
  ☆171Updated 2 years ago
• T-K-233 / RISC-V-Single-Cycle-CPU
  RISC-V 32bit single-cycle CPUs written in Logisim, Verilog, and Chisel
  ☆442Updated 8 months ago
• Digilent / Basys3
  ☆95Updated 4 years ago
• vprabhu28 / 16-Bit-CPU-using-Verilog
  Design of a 16-Bit CPU using Verilog
  ☆40Updated 6 years ago
• yuxincs / MIPS-CPU
  A Simulative MIPS CPU running on Logisim.
  ☆136Updated 3 years ago
• mbalestrini / sky130_blender_renders_tutorial
  ☆38Updated 3 years ago
• TinyTapeout / siliwiz
  Silicon Layout Wizard
  ☆184Updated 3 weeks ago
• UCSBarchlab / PyRTL
  A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…
  ☆289Updated last week
• PyHDI / veriloggen
  Veriloggen: A Mixed-Paradigm Hardware Construction Framework
  ☆321Updated last year
• wuhanstudio / nand2tetris-iverilog
  A 16-bit Hack CPU from scratch on FPGA.
  ☆59Updated 4 years ago
• PySpice-org / PySpice
  Simulate electronic circuit using Python and the Ngspice / Xyce simulators
  ☆758Updated last year
• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆220Updated 7 months ago
• supadupaplex / pfecap
  Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET
  ☆27Updated 5 years ago
• chadyuu / riscv-chisel-book
  ☆233Updated 2 years ago
• ksettaluri6 / AutoCkt
  Deep Reinforcement Learning of Analog Circuit Designs
  ☆125Updated 2 years ago
• trilomix / GDS3D
  GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …
  ☆233Updated last year
• yuchsiao / caplet
  GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.
  ☆23Updated last year
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆148Updated 10 years ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆36Updated 2 years ago
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆751Updated last year
• ahkab / ahkab
  a SPICE-like electronic circuit simulator written in Python
  ☆373Updated last year
• bmurmann / Book-on-MOS-stages
  Book repository "Analysis and Design of Elementary MOS Amplifier Stages"
  ☆364Updated 2 months ago
• nxbyte / Verilog-Projects
  This repository contains source code for past labs and projects involving FPGA and Verilog based designs
  ☆114Updated 6 years ago
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆570Updated this week
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• curtisma / VirtuosoToolboxMatlab
  MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System
  ☆30Updated 8 years ago
• henjo / libpsf
  PSF simulation data c++ library
  ☆27Updated last year
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆79Updated 8 years ago