The-OpenROAD-Project-Attic / lefLinks
Si2 LEF parser
☆9Updated 4 years ago
Alternatives and similar repositories for lef
Users that are interested in lef are comparing it to the libraries listed below
Sorting:
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- Open Source Detailed Placement engine☆11Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆55Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Power grid analysis☆19Updated 4 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- A LEF/DEF Utility.☆30Updated 5 years ago
- Macro placement tool for OpenROAD flow☆23Updated 4 years ago
- ☆22Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- ☆14Updated 5 years ago
- DATC RDF☆50Updated 4 years ago
- Delay Calculation ToolKit☆31Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- ☆70Updated this week
- Logic synthesis and ABC based optimization☆49Updated 3 weeks ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- UCSD Detailed Router☆87Updated 4 years ago
- Source code for LEF/DEF☆11Updated 6 years ago
- ☆31Updated 4 years ago
- ☆44Updated 5 years ago
- ☆24Updated 4 years ago
- A parallel global router using the Galois framework☆29Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆61Updated last year
- Python iterface for Cadence LEF/DEF parser.☆19Updated last year
- Steiner Shallow-Light Tree for VLSI Routing☆52Updated 10 months ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- A Standalone Structural Verilog Parser☆92Updated 3 years ago