TeCSAR-UNCC / DeepDive
☆1Updated 4 years ago
Alternatives and similar repositories for DeepDive:
Users that are interested in DeepDive are comparing it to the libraries listed below
- ☆19Updated 3 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- ☆22Updated 2 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- ☆14Updated 5 years ago
- ☆18Updated 2 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆61Updated 3 years ago
- ☆23Updated 3 years ago
- ☆15Updated 4 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆25Updated 2 years ago
- Approximate layers - TensorFlow extension☆27Updated 10 months ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆16Updated 2 years ago
- ☆71Updated 2 years ago
- ☆56Updated 4 years ago
- ☆20Updated 2 years ago
- ☆69Updated 4 years ago
- HW/SW co-design of sentence-level energy optimizations for latency-aware multi-task NLP inference☆45Updated 10 months ago
- Static Block Floating Point Quantization for CNN☆32Updated 3 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- ☆32Updated 4 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆13Updated 2 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago