SuperLiaoXH / LeNet-Verilog-Simulate-FP16
目前在进行卷积神经网络的算子设计,该版本为基于LeNet网络的纯仿真版本
☆9Updated 2 years ago
Alternatives and similar repositories for LeNet-Verilog-Simulate-FP16:
Users that are interested in LeNet-Verilog-Simulate-FP16 are comparing it to the libraries listed below
- Nuclei E203 with yolo accelerator based on xc7k325☆13Updated 8 months ago
- ☆104Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆41Updated 3 weeks ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆37Updated 8 months ago
- some interesting demos for starters☆73Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆179Updated 7 years ago
- ☆61Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- ☆41Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆92Updated 3 years ago
- ☆52Updated last year
- Verilog implementation of Softmax function☆62Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆162Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆59Updated last month
- This repository contains full code of Softmax Layer in Verilog☆18Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆73Updated 2 years ago
- ☆12Updated 5 years ago
- Use Vitis AI to deploy yolov5 on ZCU104☆35Updated 2 months ago
- HLS code for a BNN accelerator☆15Updated 6 years ago
- 一个开源的FPGA神经网络加速器。☆158Updated last year
- 代码在这个库里 Code is here☆45Updated 4 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆140Updated last year
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆32Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago