Jurisu25 / Vitis-ai-zcu104-yolov5Links
Use Vitis AI to deploy yolov5 on ZCU104
☆39Updated 7 months ago
Alternatives and similar repositories for Vitis-ai-zcu104-yolov5
Users that are interested in Vitis-ai-zcu104-yolov5 are comparing it to the libraries listed below
Sorting:
- ☆246Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- ☆54Updated 2 years ago
- Implement Tiny YOLO v3 on ZYNQ☆299Updated 4 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆78Updated 3 years ago
- FPGA☆158Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆116Updated 2 years ago
- FPGA project☆227Updated 3 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆30Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆80Updated 4 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated last year
- yolov5-acceleration-fpga☆10Updated 2 months ago
- HLS_YOLOV3☆26Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆64Updated last year
- some interesting demos for starters☆83Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆172Updated last year
- Vitis AI Lab: MNIST classifier☆18Updated 3 years ago
- 可运行☆35Updated 3 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆76Updated 5 months ago
- Built a convolutional neural network on the PYNQ-Z2 platform and accelerated traffic sign recognition using FPGA.☆30Updated last month
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷 积神经网络硬件加速器☆160Updated 2 years ago
- ☆16Updated 3 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆61Updated 5 months ago
- 代码在这个库里 Code is here☆57Updated last month
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆528Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆195Updated 10 months ago
- a project build the SSD net in pynq-z2☆15Updated 5 years ago
- ☆31Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- ☆32Updated 2 years ago