Use Vitis AI to deploy yolov5 on ZCU104
☆45Jan 7, 2025Updated last year
Alternatives and similar repositories for Vitis-ai-zcu104-yolov5
Users that are interested in Vitis-ai-zcu104-yolov5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated last year
- ☆57Apr 19, 2023Updated 3 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆35Sep 4, 2023Updated 2 years ago
- HLS_YOLOV3☆27Jan 11, 2024Updated 2 years ago
- Neuromorphic simulator with two modes of computation☆13Mar 4, 2026Updated 4 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- [Applied Intelligence 2022] Python code for ACP☆12Sep 5, 2023Updated 2 years ago
- CK workflow, portable packages and other artifacts for the ReQuEST-ASPLOS'18 submission:☆12Jan 16, 2019Updated 7 years ago
- ☆13Jul 10, 2024Updated last year
- ☆13Aug 2, 2023Updated 2 years ago
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,794Feb 24, 2026Updated 4 months ago
- AudioLDM training, finetuning, evaluation and inference.☆14Mar 27, 2024Updated 2 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆245Apr 12, 2021Updated 5 years ago
- Implementation of our paper published in Springer's Signal, Image and Video Processing☆12Dec 5, 2020Updated 5 years ago
- Make Smart Things with TensorFlow☆13Nov 30, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ultra fast head pose estimation on a bare Raspberry Pi 4 at 20 FPS☆10Dec 21, 2021Updated 4 years ago
- Custom YOLOv4 for apple recognition (clean/damaged) on Alveo U280 accelerator card using Vitis AI framework.☆15Nov 1, 2021Updated 4 years ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- ☆11Aug 2, 2024Updated last year
- Code for training the vision pipeline in 'Fully neuromorphic vision and control for autonomous drone flight'☆17Sep 17, 2024Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆34Mar 2, 2022Updated 4 years ago
- a project build the SSD net in pynq-z2☆15Aug 1, 2020Updated 5 years ago
- ☆14Mar 24, 2022Updated 4 years ago
- This is source code and dataset of the SECON 2023 paper "mmYodar: Lightweight and Robust Object Detection using mmWave Signals".☆15Sep 18, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Implement Tiny YOLO v3 on ZYNQ☆318Apr 14, 2025Updated last year
- 西电人工智能学院大二专业基础实践项目--高光谱图像目标检测☆12Jan 15, 2024Updated 2 years ago
- Verilog Hdl Format☆34Jun 20, 2025Updated last year
- IPASS -- Image Processing Algorithm Simulation Software☆11Jul 25, 2025Updated 11 months ago
- Quantization (QAT) Demo on CIFAR10☆17Jan 29, 2024Updated 2 years ago
- Branch predictor simulation, analysis, and Python compatibility for the 5th Championship Branch Prediction in 2016 (CBP-16)☆22Mar 9, 2023Updated 3 years ago
- Whisper in TensorRT-LLM☆17Sep 21, 2023Updated 2 years ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆22May 7, 2018Updated 8 years ago
- ☆10Dec 19, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated last year
- 深度学习目标检测数据集/分割数据集最全最完整的数据集集合☆21Dec 27, 2024Updated last year
- ☆38Sep 17, 2024Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆147Jul 20, 2023Updated 2 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆23Feb 16, 2024Updated 2 years ago
- [CVPR 2025] Official repository for GETA☆43Nov 5, 2025Updated 8 months ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 6 years ago