Jurisu25 / Vitis-ai-zcu104-yolov5
Use Vitis AI to deploy yolov5 on ZCU104
☆31Updated last month
Alternatives and similar repositories for Vitis-ai-zcu104-yolov5:
Users that are interested in Vitis-ai-zcu104-yolov5 are comparing it to the libraries listed below
- ☆51Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆51Updated 10 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆71Updated 2 years ago
- ☆210Updated 11 months ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆80Updated last year
- some interesting demos for starters☆68Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆136Updated last year
- FPGA project☆210Updated 2 years ago
- a project build the SSD net in pynq-z2☆15Updated 4 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆138Updated 4 months ago
- Implement Tiny YOLO v3 on ZYNQ☆278Updated 2 years ago
- HLS_YOLOV3☆23Updated last year
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆43Updated 3 months ago
- FPGA☆148Updated 8 months ago
- 可运行☆30Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆10Updated 7 months ago
- CNN accelerator implemented with Spinal HDL☆145Updated last year
- FPGA实现动态图像识别☆17Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆32Updated 3 weeks ago
- ☆32Updated last year
- ☆60Updated 2 years ago
- ☆16Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆24Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆46Updated 3 years ago
- 一个开源的FPGA神经网络加速器。☆140Updated last year
- ☆39Updated 5 years ago