代码在这个库里 Code is here
☆65Jan 28, 2026Updated last month
Alternatives and similar repositories for Kryon
Users that are interested in Kryon are comparing it to the libraries listed below
Sorting:
- Chinese Guide for Alveo Getting Started☆12May 18, 2020Updated 5 years ago
- ☆10Dec 18, 2016Updated 9 years ago
- ☆66Mar 14, 2023Updated 2 years ago
- MATLAB implementation of a Joint Radar and Communication (JRC) system integrating radar sensing and data transmission using PMCW and OFDM…☆13Jan 23, 2025Updated last year
- Constrast limited adaptive histogram equlization based on Verilog☆40Jul 21, 2023Updated 2 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆36Apr 11, 2022Updated 3 years ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- imx327 imx335☆31Dec 3, 2019Updated 6 years ago
- ☆11Jul 18, 2020Updated 5 years ago
- transplant several overlays to s9_pynq board☆17Oct 31, 2020Updated 5 years ago
- 2024年电赛工程模板：基于正点原子F407ZGT6开发板 使用HAL库开发 内置多外设驱动和往年题用到的算法☆13Jul 28, 2024Updated last year
- this is for visual servoing of a turtlebot combined with navigation management☆13Feb 11, 2019Updated 7 years ago
- ☆10May 7, 2020Updated 5 years ago
- ☆10Dec 7, 2021Updated 4 years ago
- Code of "Learning Feature Recovery Transformer for Occluded Person Re-identification" (TIP)☆10Dec 28, 2022Updated 3 years ago
- ns2 repository snagged from the debian git repo, with van jacobson and kathie nichol's codel and fq_codel implementations☆12Aug 24, 2012Updated 13 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆13May 6, 2020Updated 5 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆18Jul 9, 2024Updated last year
- ☆11Nov 22, 2025Updated 3 months ago
- A mkdocs plugin to generage summary with the help of AI.☆11Dec 27, 2024Updated last year
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 17, 2026Updated 2 weeks ago
- Poker Hand Detection Using Yolov8☆14Feb 26, 2023Updated 3 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆222Oct 16, 2025Updated 4 months ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Apr 19, 2022Updated 3 years ago
- Code for paper: Xie, Y. and Shekhar, S., 2019, August. Significant DBSCAN towards Statistically Robust Clustering. In Proceedings of the …☆15May 5, 2022Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- 基于FPGA的cifar-10二维卷积识别任务☆13Sep 8, 2022Updated 3 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆13Apr 15, 2023Updated 2 years ago
- ☆11Jul 25, 2018Updated 7 years ago
- ☆17Jun 19, 2021Updated 4 years ago
- Verilog Implementation of Otsu's algorithm☆12Jan 18, 2020Updated 6 years ago
- Elegant presentation template in LaTex and Typst☆11Apr 20, 2025Updated 10 months ago
- 记录斯坦福公开课EE263的学习资料以及笔记。☆16Aug 29, 2019Updated 6 years ago
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆89Mar 6, 2025Updated 11 months ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆365May 2, 2023Updated 2 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Jun 4, 2024Updated last year
- 极市平台打榜使用的yolov5模板☆17Sep 27, 2023Updated 2 years ago