代码在这个库里 Code is here
☆66Jan 28, 2026Updated 2 months ago
Alternatives and similar repositories for Kryon
Users that are interested in Kryon are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spatial Spectral Machine Learning☆14Oct 15, 2025Updated 5 months ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Aug 5, 2018Updated 7 years ago
- Constrast limited adaptive histogram equlization based on Verilog☆40Jul 21, 2023Updated 2 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆35Apr 11, 2022Updated 4 years ago
- ☆67Mar 14, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- hi3516dv300☆11Oct 20, 2021Updated 4 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆586Feb 19, 2021Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- ov5640_sdram_vga_FPGA☆10Mar 27, 2023Updated 3 years ago
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆12Apr 19, 2022Updated 3 years ago
- imx327 imx335☆31Dec 3, 2019Updated 6 years ago
- 基于FPGA的cifar-10二维卷积识别任务☆13Sep 8, 2022Updated 3 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆18Jul 9, 2024Updated last year
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Testing tools (binary/text) for RS232, QTcpSocket, QLocalSocket☆13Dec 22, 2015Updated 10 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆61Jun 11, 2024Updated last year
- Hardware and software implementation of Sparsely-active SNNs☆22Mar 6, 2026Updated last month
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…☆31Nov 9, 2015Updated 10 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆14May 6, 2020Updated 5 years ago
- AIChip 2021 project, NCKU☆18May 6, 2021Updated 4 years ago
- ☆11Jul 25, 2018Updated 7 years ago
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated last year
- Converting ss/vmess to clash proxies☆10May 19, 2022Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11Apr 27, 2023Updated 2 years ago
- ISP☆13Nov 25, 2023Updated 2 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆23May 7, 2024Updated last year
- NMS_decode☆13Jul 17, 2020Updated 5 years ago
- Old miicam repo☆15Sep 16, 2020Updated 5 years ago
- ☆11Feb 28, 2016Updated 10 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆13Apr 18, 2024Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆238Oct 16, 2025Updated 5 months ago
- course design☆23Feb 28, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- WACV 2025: Theory, Experiments, Dataset, and Code for our newly proposed LDR → HDR Deep Learning Dataset called GTA-HDR☆31Nov 21, 2025Updated 4 months ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆15Oct 19, 2024Updated last year
- Hardware accelerator for convolutional neural networks☆68Aug 9, 2022Updated 3 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆24Nov 7, 2022Updated 3 years ago
- ☆25May 26, 2022Updated 3 years ago
- DVB-S2 LDPC Decoder☆30Jul 17, 2014Updated 11 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆13Aug 26, 2021Updated 4 years ago