becomequantum / KryonLinks
代码在这个库里 Code is here
☆65Updated 6 months ago
Alternatives and similar repositories for Kryon
Users that are interested in Kryon are comparing it to the libraries listed below
Sorting:
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆142Updated 2 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆266Updated last year
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆363Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆220Updated 3 months ago
- FPGA project☆236Updated 3 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆122Updated 3 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆179Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆146Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆186Updated 2 years ago
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆58Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆306Updated 9 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆213Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆86Updated 4 years ago
- image processing based FPGA☆117Updated 4 years ago
- FPGA实现简单的图像处理算法☆66Updated 2 years ago
- FPGA☆159Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆66Updated last year
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆288Updated 7 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆571Updated 4 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆81Updated 4 years ago
- fpga跑sobel识别算法☆44Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆147Updated 6 years ago
- Constrast limited adaptive histogram equlization based on Verilog☆41Updated 2 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆46Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆39Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆157Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆87Updated 10 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆381Updated 2 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆36Updated last year