Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.
☆29Mar 24, 2021Updated 5 years ago
Alternatives and similar repositories for Zynq_UDP
Users that are interested in Zynq_UDP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.☆35Apr 4, 2026Updated last week
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- FPGA accelerator on GNU Radio and Zynq SoC☆16Feb 23, 2017Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 5 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 5 months ago
- Zynq project to interface OV2640 camera module☆16Mar 11, 2016Updated 10 years ago
- pynq framework for antsdr☆37May 31, 2024Updated last year
- Open source zynq platform☆18May 25, 2018Updated 7 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- ☆15Jun 22, 2022Updated 3 years ago
- PYNQ for Zybo board☆14Jan 30, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 10 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆59Jun 23, 2021Updated 4 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Dec 17, 2015Updated 10 years ago
- X.org graphics driver for ARM graphics(with Zynq UltraScale+ MPSoC)☆15Sep 29, 2022Updated 3 years ago
- ☆18Jul 19, 2018Updated 7 years ago
- Zynq Workshop for Beginners☆32May 21, 2015Updated 10 years ago
- Class project aimed at using ICA to implement Blind Source Separation on sound signals☆10Apr 23, 2015Updated 10 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆15Aug 7, 2023Updated 2 years ago
- Thesis: Custom Filter Designs on the Red Pitaya☆12Jan 8, 2018Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- ☆24Apr 12, 2025Updated last year
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated 11 months ago
- Notes on the QMTECH ZYNQ XC7Z020 starter kit☆15Jul 2, 2025Updated 9 months ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆53Mar 27, 2020Updated 6 years ago
- This repo will show how to build FFTW on Zynq☆18Jan 31, 2025Updated last year
- ☆10Apr 14, 2019Updated 7 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 6 years ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆67Aug 7, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- FAT32 images☆22Jan 8, 2020Updated 6 years ago
- MyHDL hardware design language encased in the tasty PygMyHDL wrapper.☆19Jan 22, 2026Updated 2 months ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆12Jun 14, 2020Updated 5 years ago
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆28Oct 4, 2021Updated 4 years ago
- HDL code for a complex multiplier with AXI stream interface☆16Mar 18, 2026Updated 3 weeks ago
- An example application using mongodb rust tide and handlebars A.K.A MoRTH stack☆14Nov 19, 2020Updated 5 years ago
- Learn to navigate in dynamic environments with normalized LiDAR scans☆15Sep 22, 2023Updated 2 years ago