Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.
☆29Mar 24, 2021Updated 4 years ago
Alternatives and similar repositories for Zynq_UDP
Users that are interested in Zynq_UDP are comparing it to the libraries listed below
Sorting:
- ☆14Mar 13, 2023Updated 2 years ago
- Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.☆33Sep 13, 2025Updated 5 months ago
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆24May 19, 2020Updated 5 years ago
- Smart camera with OV 7670 and Zynq☆48May 17, 2022Updated 3 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 7 years ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 10 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆15Aug 7, 2023Updated 2 years ago
- Notes on the QMTECH ZYNQ XC7Z020 starter kit☆15Jul 2, 2025Updated 8 months ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 11 years ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated 10 months ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 3 months ago
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 10 years ago
- FPGA accelerator on GNU Radio and Zynq SoC☆16Feb 23, 2017Updated 9 years ago
- ☆15Jun 22, 2022Updated 3 years ago
- pynq framework for antsdr☆37May 31, 2024Updated last year
- X.org graphics driver for ARM graphics(with Zynq UltraScale+ MPSoC)☆15Sep 29, 2022Updated 3 years ago
- ☆18Jul 19, 2018Updated 7 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 3 weeks ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆20Jun 4, 2020Updated 5 years ago
- Open source zynq platform☆18May 25, 2018Updated 7 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- This repo will show how to build FFTW on Zynq☆17Jan 31, 2025Updated last year
- 4-Layer XC7Z010 DDR3 Layout☆18Nov 25, 2021Updated 4 years ago
- MyHDL hardware design language encased in the tasty PygMyHDL wrapper.☆19Jan 22, 2026Updated last month
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 5 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Dec 17, 2015Updated 10 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆87Jun 29, 2023Updated 2 years ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆53Mar 27, 2020Updated 5 years ago
- Tutorial on how to use the PL to PS interrupt on the Zedboard☆27Jun 7, 2017Updated 8 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆55Dec 6, 2017Updated 8 years ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆66Aug 7, 2023Updated 2 years ago
- Zynq Workshop for Beginners☆32May 21, 2015Updated 10 years ago
- Demonstration of the AXI DMA engine on the MicroZed☆26Feb 26, 2021Updated 5 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Oct 5, 2017Updated 8 years ago