Springbone / CC-CamLinks
CC-Cam: A diffuser camera based on Pynq-Z2
☆19Updated 4 years ago
Alternatives and similar repositories for CC-Cam
Users that are interested in CC-Cam are comparing it to the libraries listed below
Sorting:
- Pynq computer vision examples with an OV5640 camera☆47Updated 5 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆48Updated 5 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆50Updated 3 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆32Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆24Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆48Updated last year
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆14Updated 4 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆24Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆22Updated 2 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.☆22Updated this week
- 基于FPGA的FFT☆17Updated 6 years ago
- ☆12Updated 4 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆28Updated 2 months ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- Senior Design Project at UW-Madison ECE☆15Updated 2 years ago
- ☆92Updated last year
- 2019 SEU-Xilinx Summer School☆50Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- ☆23Updated 8 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.☆21Updated 7 years ago
- Zynq-7000 DPU TRD☆45Updated 5 years ago