Alternatives and similar repositories for mriscv_vivado

Users that are interested in mriscv_vivado are comparing it to the libraries listed below

• balanx / vbpp
  Verilog PreProcessor.
  ☆10Updated 9 years ago
• stffrdhrn / uart
  Verilog uart receiver and transmitter modules for De0 Nano
  ☆18Updated 10 years ago
• ucb-bar / midas-examples
  Simple MIDAS Examples
  ☆12Updated 6 years ago
• SymbiFlow / vtr-verilog-to-routing
  SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆38Updated 10 months ago
• lowRISC / rocket
  ☆32Updated 7 years ago
• ZipCPU / videozip
  A ZipCPU SoC for the Nexys Video board supporting video functionality
  ☆18Updated 8 months ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆40Updated 9 years ago
• onchipuis / mriscvcore
  A 32-bit RISC-V processor for mriscv project
  ☆58Updated 8 years ago
• freecores / mmuart
  Simple RS232 UART
  ☆12Updated 9 years ago
• libresilicon / magic-8.2
  Magic VLSI Layout Tool
  ☆21Updated 5 years ago
• bunnie / netv2-fpga-basic-overlay
  Vivado design for basic NeTV2 FPGA with chroma-based overlay
  ☆20Updated 8 years ago
• lowRISC / lowrisc-site
  ☆10Updated 5 years ago
• MorgothCreator / VerilogUtilIP
  Here is a bunch of util IPs
  ☆9Updated 6 years ago
• apertus-open-source-cinema / alpha-software
  Axiom Alpha prototype software (FPGA, Linux, etc.)
  ☆30Updated 9 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆45Updated 7 months ago
• diamantopoulos / memluv
  An HLS-synthesizable Dynamic Memory Manager for FPGAs
  ☆10Updated 3 years ago
• riscvarchive / riscv-dejagnu
  DejaGnu RISC-V port
  ☆13Updated 3 years ago
• freecores / mips_16
  Educational 16-bit MIPS Processor
  ☆17Updated 6 years ago
• www-asics-ws / usb1_device
  USB 1.1 Device IP Core
  ☆21Updated 7 years ago
• gsomlo / yoloRISC
  A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga
  ☆26Updated 5 years ago
• pliu6 / vhd2vl
  vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.
  ☆26Updated 9 years ago
• udif / ctoverilog
  A C to verilog compiler
  ☆53Updated 10 years ago
• FPGAwars / apio-examples
  Apio examples
  ☆37Updated last week
• ultraembedded / riscv_sbc
  A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.
  ☆29Updated 5 years ago
• ReconOS / reconos
  ReconOS - Operating System for Reconfigurable Hardware
  ☆29Updated 3 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆43Updated 2 years ago
• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 5 years ago
• freecores / wb_builder
  WISHBONE Builder
  ☆14Updated 8 years ago
• furkanturan / lowrisc-zed
  LowRISC port to Zedboard
  ☆13Updated 8 years ago
• numato / HDMI2USB-numato-opsis-hardware
  The Numato Opsis board is the first fully open source HDMI2USB board.
  ☆12Updated 9 years ago