一个单发射五级静态流水CPU，采用龙芯32位精简版指令集，支持异常和中断处理，使用AXI总线接口，已集成TLB模块
☆20Jan 12, 2023Updated 3 years ago
Alternatives and similar repositories for UCAS-CA-2022
Users that are interested in UCAS-CA-2022 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Aug 11, 2021Updated 5 years ago
- 南开大学 大数据计算及应用; NKU Big Data☆11Sep 8, 2023Updated 3 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- 南开大学 2023 数据安全; NKU 2023 Data Security☆19Sep 7, 2023Updated 3 years ago
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab3-Lab9☆37Aug 11, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 基于龙芯 OpenMIPS 实现一个具有 89 条指令的五级流水 CPU，使用 Verilog 语言，使用哈佛结构，包括逻辑移位指令、乘除法指令、加载存储指令、转移指令、协处理器访问指令以及异常相关在内的共89条指令。能够处理数据相关，包含流水线暂停以及延迟槽☆20Mar 8, 2020Updated 6 years ago
- Single issue, 5-stage pipeline LoongArch CPU. Supports forwarding, exception and interrupt handling, cache, TLB MMU, and a streamlined AX…☆10Sep 29, 2023Updated 3 years ago
- 2025龙芯杯个人赛LoongArch架构CPU设计☆17Aug 27, 2025Updated last year
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated 2 years ago
- 本人在南开大学学习计算机网络时所写的实验作业☆24Nov 1, 2022Updated 4 years ago
- UCAS自动签到助手丨专为每一位人到教室、签到忘操作的同学贴心服务| Specially designed for every student who shows up to class but forgets to sign in.☆19Apr 2, 2026Updated 7 months ago
- 南开大学计网-计算机网络的实验☆35Jan 8, 2023Updated 3 years ago
- 2022华为毕昇杯-喵喵队仰卧起坐-参赛作品☆16Dec 25, 2022Updated 3 years ago
- NKU-COSC0010-计算机网络☆10Dec 8, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆26Sep 14, 2024Updated 2 years ago
- ☆29Sep 19, 2026Updated last month
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆29Jun 30, 2025Updated last year
- [TCL] - PNR - Innovus☆10Jun 15, 2023Updated 3 years ago
- Undergraduate 2017-2021☆14Dec 1, 2020Updated 5 years ago
- ☆13Nov 9, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆79Apr 23, 2023Updated 3 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- ☆13Dec 1, 2024Updated last year
- This repository presents the original implementation of Pretraining Data Detection for Large Language Models: A Divergence-based Calibrat…☆23May 21, 2025Updated last year
- 南开大学计算机组成原理实验报告☆21Jan 21, 2024Updated 2 years ago
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆15Aug 1, 2023Updated 3 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- The LLVM Project is a collection of modular and reusable compiler and toolchain technologies. Note: the repository does not accept github…☆11May 9, 2026Updated 5 months ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Vue版小Q聊天机器人☆14Jan 6, 2023Updated 3 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆142Oct 24, 2020Updated 6 years ago
- ☆13Sep 12, 2024Updated 2 years ago
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- deep learning library with pipeline for MNIST classification, synthesizable on DE1 SoC FPGAs☆15Jan 15, 2025Updated last year
- A simple script to plot the Roofline model for given HW platforms and applications☆10Mar 17, 2026Updated 7 months ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Oct 8, 2019Updated 7 years ago