This repo contains the Assignments from Cornell Tech's ECE 5545 - Machine Learning Hardware and Systems offered in Spring 2023
☆44May 31, 2023Updated 3 years ago
Alternatives and similar repositories for ECE5545-ML-Hardware-Systems
Users that are interested in ECE5545-ML-Hardware-Systems are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆17Sep 27, 2022Updated 3 years ago
- ☆12Sep 18, 2024Updated last year
- ☆12Jun 11, 2021Updated 5 years ago
- 东秦第五届龙芯班仓库☆11Oct 22, 2023Updated 2 years ago
- ☆80Apr 22, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆23Jun 25, 2025Updated last year
- MD5 in VHDL☆11Jan 4, 2017Updated 9 years ago
- Hardware acceleration for transformer attention mechanisms on NVIDIA Deep Learning Accelerator (NVDLA), enabling efficient inference of…☆17Mar 30, 2025Updated last year
- Lab 5 project of MIT-6.5940, deploying LLaMA2-7B-chat on one's laptop with TinyChatEngine.☆18Dec 1, 2023Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- Reasoning LLMs optimized for Chisel code generation☆26Jun 19, 2025Updated last year
- Course Project for High Level Chip Design （高层次芯片设计）☆18Jan 2, 2025Updated last year
- QuardStar Tutorial is all you need !☆19Sep 11, 2024Updated last year
- DGEMM on KNL, achieve 75% MKL☆18May 19, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆62Nov 22, 2023Updated 2 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆36May 29, 2024Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆154Jul 22, 2025Updated last year
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- ☆11Nov 5, 2019Updated 6 years ago
- UC Berkeley CS152 Computer Architecture and Engineering Labs☆27Jun 17, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆36Apr 7, 2026Updated 3 months ago
- ☆13Mar 5, 2024Updated 2 years ago
- 全国大学生工程训练综合能力大赛---智能分类垃圾桶(c语言)☆15Apr 27, 2021Updated 5 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆209Jan 8, 2026Updated 6 months ago
- This repository collects all materials from past years of cs152.☆77Jul 8, 2024Updated 2 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆30Dec 18, 2024Updated last year
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆17Nov 11, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆15Aug 25, 2023Updated 2 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆38Mar 14, 2021Updated 5 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆32Mar 7, 2024Updated 2 years ago
- Lecture about FIR filter on an FPGA☆15May 15, 2024Updated 2 years ago
- Unofficial Pytorch-Implementation of "1M parameters are enough? A lightweight CNN-Based model for medical image segmentation".☆13Aug 15, 2023Updated 2 years ago
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- HLS & hls4ml Tutorial☆16Aug 5, 2020Updated 5 years ago