NamanMakkar / ECE5545-ML-Hardware-Systems
This repo contains the Assignments from Cornell Tech's ECE 5545 - Machine Learning Hardware and Systems offered in Spring 2023
☆20Updated last year
Related projects ⓘ
Alternatives and complementary repositories for ECE5545-ML-Hardware-Systems
- ☆83Updated 4 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆62Updated 2 months ago
- ☆80Updated 11 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆53Updated 2 months ago
- ☆41Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆38Updated this week
- Topics in Machine Learning Accelerator Design☆56Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆27Updated 7 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆47Updated 3 weeks ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆81Updated 6 months ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆75Updated 2 months ago
- ☆36Updated 7 months ago
- A co-design architecture on sparse attention☆44Updated 3 years ago
- NeuPIMs Simulator☆51Updated 4 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- ☆39Updated 4 months ago
- ☆20Updated last week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆31Updated last year
- Machine-Learning Accelerator System Exploration Tools☆121Updated this week
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆12Updated 4 months ago
- ☆45Updated 2 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated this week
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆55Updated 7 months ago
- ☆142Updated 5 months ago
- ☆26Updated 3 years ago
- Torch2Chip (MLSys, 2024)☆50Updated 2 months ago
- ☆82Updated 6 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆28Updated last month
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆40Updated 7 months ago
- ☆12Updated 3 months ago