This repo contains the Assignments from Cornell Tech's ECE 5545 - Machine Learning Hardware and Systems offered in Spring 2023
☆45May 31, 2023Updated 3 years ago
Alternatives and similar repositories for ECE5545-ML-Hardware-Systems
Users that are interested in ECE5545-ML-Hardware-Systems are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Sep 18, 2024Updated last year
- ☆12Jun 11, 2021Updated 5 years ago
- An implementation of RV32I based on EECS151☆10Jan 30, 2024Updated 2 years ago
- FPGA Guide☆15Jan 2, 2022Updated 4 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repo contains the skeleton scripts for running a full RTL2GDS flow using Cadence tools, as demonstrated in the Full RTL2GDS Demo pre…☆77Oct 18, 2025Updated 8 months ago
- ☆76Apr 22, 2025Updated last year
- Lab 5 project of MIT-6.5940, deploying LLaMA2-7B-chat on one's laptop with TinyChatEngine.☆18Dec 1, 2023Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 7 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆61Nov 22, 2023Updated 2 years ago
- QuardStar Tutorial is all you need !☆19Sep 11, 2024Updated last year
- Simple UVM environment for experimenting with Verilator.☆39Apr 29, 2026Updated last month
- DEsign 16-bit ALU using Verilog☆10Feb 13, 2016Updated 10 years ago
- DGEMM on KNL, achieve 75% MKL☆19May 19, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Innervator: Hardware Acceleration for Neural Networks☆21Aug 3, 2024Updated last year
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- ☆29Apr 7, 2025Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆17Mar 13, 2017Updated 9 years ago
- A repository for exploring LLM-assisted code conversion to TL-Verilog.☆15Apr 25, 2026Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- The Linux Foundation/Redwood EDA "Building a RISC-V CPU" Course content, also available via EdX.☆20Jul 9, 2024Updated last year
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆36May 29, 2024Updated 2 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆14Aug 25, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆24Apr 9, 2025Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆36Aug 13, 2024Updated last year
- This is a passion project where I aim to explore the RTL design topics of my interest.☆13May 23, 2025Updated last year
- ☆10Nov 5, 2019Updated 6 years ago
- git presentaion for APT subject CMP26 - 2024☆13Apr 25, 2024Updated 2 years ago
- ☆86Feb 11, 2026Updated 4 months ago
- UC Berkeley CS152 Computer Architecture and Engineering Labs☆26Jun 17, 2020Updated 6 years ago
- ☆13Mar 19, 2025Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆205Jan 8, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆149Jul 22, 2025Updated 10 months ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Jan 2, 2021Updated 5 years ago
- ☆15May 8, 2025Updated last year
- ☆60Apr 9, 2026Updated 2 months ago
- ☆13Mar 5, 2024Updated 2 years ago
- ETH Computer Architecture - Fall 2020☆13Feb 26, 2021Updated 5 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆32Mar 7, 2024Updated 2 years ago