jianyicheng / svm_hls_on_zynq
Supporting Vector Machine Classsfications Using High-Level Synthesis
☆7Updated 6 years ago
Alternatives and similar repositories for svm_hls_on_zynq
Users that are interested in svm_hls_on_zynq are comparing it to the libraries listed below
Sorting:
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆14Updated 7 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 3 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated 11 months ago
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Updated 4 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- Convert C files into Verilog☆16Updated 6 years ago
- FIR，FFT based on Verilog☆13Updated 7 years ago
- ☆18Updated 6 years ago
- A multi-board Extended Kalman Filter (EKF)☆31Updated 6 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆16Updated 8 years ago
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Updated 9 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆33Updated 7 years ago
- High Throughput Image Filters on FPGAs☆13Updated 7 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventio…☆16Updated 6 years ago
- Zynq Workshop for Beginners☆29Updated 9 years ago
- ☆14Updated 3 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 5 years ago
- ☆15Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆52Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- ☆14Updated 5 years ago
- Adding PR to the PYNQ Overlay☆17Updated 8 years ago
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15Updated 6 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆21Updated 5 years ago