jianyicheng / svm_hls_on_zynq
Supporting Vector Machine Classsfications Using High-Level Synthesis
☆7Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for svm_hls_on_zynq
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆9Updated 2 years ago
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆14Updated 7 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆20Updated 3 weeks ago
- ☆18Updated 6 years ago
- FIR，FFT based on Verilog☆13Updated 6 years ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Updated 7 years ago
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆15Updated 8 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆29Updated 4 years ago
- ☆32Updated last year
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 9 years ago
- Convert C files into Verilog☆16Updated 5 years ago
- HOG + SVM on FPGA☆25Updated 3 years ago
- Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventio…☆17Updated 6 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- High Throughput Image Filters on FPGAs☆11Updated 7 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Updated 6 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆14Updated 3 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Adding PR to the PYNQ Overlay☆17Updated 7 years ago
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Updated 4 years ago
- RISC V core implementation using Verilog.☆25Updated 3 years ago
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15Updated 6 years ago
- ☆11Updated 8 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆19Updated last month
- Design real-time image processing, object recognition and PID control for Autonomous Drone.☆30Updated 6 years ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago