mpccelon / hardware-accelerated-hog-svmLinks
HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)
☆15Updated 7 years ago
Alternatives and similar repositories for hardware-accelerated-hog-svm
Users that are interested in hardware-accelerated-hog-svm are comparing it to the libraries listed below
Sorting:
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Updated 6 years ago
- ☆46Updated 7 years ago
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆48Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆72Updated last year
- 2019 SEU-Xilinx Summer School☆49Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆53Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- 中文:☆101Updated 5 years ago
- IMAGE PROCESSING ON XILINX PYNQ Z2 (CANNY, SOBEL)☆26Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago