mpccelon / hardware-accelerated-hog-svm
HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)
☆15Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for hardware-accelerated-hog-svm
- A real time Histogram of Oriented Gradients Implementation on FPGA☆30Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- ☆43Updated 6 years ago
- 2019 SEU-Xilinx Summer School☆46Updated 5 years ago
- Pynq computer vision examples with an OV5640 camera☆46Updated 4 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆38Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- HOG + SVM on FPGA☆25Updated 3 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆51Updated 6 years ago
- Zynq-7000 DPU TRD☆43Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆65Updated last year
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆20Updated 6 years ago
- This project describes how the cv2PYNQ python library was built☆20Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆23Updated 5 years ago
- digital recognition base on FPGA☆11Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- DMA controller for CNN accelerator☆12Updated 7 years ago
- Vivado HLS code for object detection using MOG, opening and closing operations and BLOB detection☆6Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Build an open source, extremely simple DMA.☆19Updated 5 years ago