mpccelon / hardware-accelerated-hog-svm
HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)
☆15Updated 6 years ago
Alternatives and similar repositories for hardware-accelerated-hog-svm:
Users that are interested in hardware-accelerated-hog-svm are comparing it to the libraries listed below
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Updated 6 years ago
- ☆45Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Pynq computer vision examples with an OV5640 camera☆45Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- 2019 SEU-Xilinx Summer School☆48Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆52Updated 6 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 5 years ago
- Zynq-7000 DPU TRD☆44Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆81Updated 6 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆51Updated 6 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago