mpccelon / hardware-accelerated-hog-svmLinks
HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)
☆15Updated 7 years ago
Alternatives and similar repositories for hardware-accelerated-hog-svm
Users that are interested in hardware-accelerated-hog-svm are comparing it to the libraries listed below
Sorting:
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Updated 6 years ago
- ☆46Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆53Updated 6 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- Pynq computer vision examples with an OV5640 camera☆47Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- HOG + SVM on FPGA☆26Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Huffman encoding core (Vivado HLS Project)☆12Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- 使用FPGA实现CNN模型☆15Updated 5 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆71Updated last year
- Python package which accelerates OpenCV image filtering functions for the PYNQ framework☆48Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆43Updated 6 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆55Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- 2019 SEU-Xilinx Summer School☆50Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- This project describes how the cv2PYNQ python library was built☆21Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago