A dedicated graphical processor for ray tracing
β22Jun 7, 2021Updated 5 years ago
Alternatives and similar repositories for ECE554-RayTracing-TeamKEVIN
Users that are interested in ECE554-RayTracing-TeamKEVIN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- πΎ Complete Quartus Project for FPGA-based-3D-rendererβ18Jul 13, 2021Updated 5 years ago
- Simple Path Tracer on an FPGAβ34Aug 29, 2021Updated 5 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.β100Oct 3, 2020Updated 5 years ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for β¦β16Jul 18, 2026Updated last month
- RV32I by catsβ15Sep 4, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- USB 1.1 Host and Function IP coreβ27Jul 17, 2014Updated 12 years ago
- HomebrewGPU is a simple ray tracing GPU built on FPGA, featuring basic rayβprimitive intersection, BVH traversal, shadowing, reflection, β¦β228Jul 31, 2023Updated 3 years ago
- β29Oct 20, 2019Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessorβ35Oct 23, 2024Updated last year
- β26Jul 22, 2026Updated last month
- Superscalar Out-of-Order NPU Design on FPGAβ16May 17, 2024Updated 2 years ago
- Testfield: T593β15Apr 27, 2026Updated 4 months ago
- β26Oct 8, 2019Updated 6 years ago
- Platform Level Interrupt Controllerβ50May 10, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- β36Updated this week
- Flex & Bison based compiler and stack based VM for language Luna.β10May 9, 2018Updated 8 years ago
- CUDA optimized Path Tracerβ10Dec 23, 2018Updated 7 years ago
- Systolic Array implementation for ASIC Courseβ15Nov 26, 2023Updated 2 years ago
- Running linear algebra as fast as possible on Apple siliconβ31Aug 18, 2023Updated 3 years ago
- Theia: ray graphic processing unitβ20Jul 17, 2014Updated 12 years ago
- A 2D raytracer built with Processing, models Reflection, Refraction, Fresnel and Dispersionβ11Nov 20, 2019Updated 6 years ago
- β10Apr 8, 2021Updated 5 years ago
- RTL code of some arbitration algorithmβ17Aug 25, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean β’ AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- cpu path tracerβ12Dec 27, 2022Updated 3 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.β12Jan 8, 2022Updated 4 years ago
- "The Drop" ASIC 640x480 60Hz audio visual demoβ14Feb 11, 2026Updated 6 months ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)β22Apr 28, 2021Updated 5 years ago
- Dyamic NFT using Solidity, OpenZeppelin and Chainlinkβ13Feb 22, 2023Updated 3 years ago
- EE 287 2012 Fallβ34Mar 11, 2013Updated 13 years ago
- A small RISC-V core (SystemVerilog)β33Aug 26, 2019Updated 7 years ago
- OpenTitan: Open source silicon root of trustβ10Feb 5, 2020Updated 6 years ago
- Hello world example using Think C 5.0, for Classic Macintosh System 7β11Feb 13, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer β’ AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.β15Mar 29, 2020Updated 6 years ago
- 16-colour VGA display on Raspberry Pico for analogue VGA monitor and digital LCD panel, with resolution 640x480/16 colors.β17Aug 17, 2026Updated 2 weeks ago
- Code for paper "Cross-lingual Transfer for Text Classification with Dictionary-based Heterogeneous Graph", EMNLP 2021 - findings.β13Dec 14, 2021Updated 4 years ago
- Public releaseβ59Sep 3, 2019Updated 6 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing violaβ¦β19Oct 4, 2022Updated 3 years ago
- A physically-based renderer utilizing Vulkan & DX12 raytracing API along with the implementation of several graphics papers.β35Sep 4, 2022Updated 3 years ago
- A quadtree terrain example made by Unity3Dβ12May 6, 2020Updated 6 years ago