A dedicated graphical processor for ray tracing
☆22Jun 7, 2021Updated 5 years ago
Alternatives and similar repositories for ECE554-RayTracing-TeamKEVIN
Users that are interested in ECE554-RayTracing-TeamKEVIN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 👾 Complete Quartus Project for FPGA-based-3D-renderer☆18Jul 13, 2021Updated 5 years ago
- Simple Path Tracer on an FPGA☆34Aug 29, 2021Updated 5 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 3 years ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Jul 18, 2026Updated 2 months ago
- HomebrewGPU is a simple ray tracing GPU built on FPGA, featuring basic ray–primitive intersection, BVH traversal, shadowing, reflection, …☆229Jul 31, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆29Oct 20, 2019Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- ☆27Oct 1, 2026Updated last week
- Superscalar Out-of-Order NPU Design on FPGA☆18May 17, 2024Updated 2 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Testfield: T593☆15Apr 27, 2026Updated 5 months ago
- ☆26Oct 8, 2019Updated 7 years ago
- Platform Level Interrupt Controller☆51May 10, 2024Updated 2 years ago
- ☆37Sep 10, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CUDA optimized Path Tracer☆10Dec 23, 2018Updated 7 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Running linear algebra as fast as possible on Apple silicon☆32Aug 18, 2023Updated 3 years ago
- A 2D raytracer built with Processing, models Reflection, Refraction, Fresnel and Dispersion☆12Nov 20, 2019Updated 6 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 7 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- "The Drop" ASIC 640x480 60Hz audio visual demo☆14Feb 11, 2026Updated 7 months ago
- Dyamic NFT using Solidity, OpenZeppelin and Chainlink☆13Feb 22, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 7 years ago
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- Hello world example using Think C 5.0, for Classic Macintosh System 7☆11Feb 13, 2023Updated 3 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆50May 10, 2024Updated 2 years ago
- Code for paper "Cross-lingual Transfer for Text Classification with Dictionary-based Heterogeneous Graph", EMNLP 2021 - findings.☆13Dec 14, 2021Updated 4 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 4 years ago
- A physically-based renderer utilizing Vulkan & DX12 raytracing API along with the implementation of several graphics papers.☆35Sep 4, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆45Nov 14, 2021Updated 4 years ago
- Python scripts and datasets of the "Extremely Low-Resource Neural Machine Translation: A Case Study of Cantonese" project☆16Oct 28, 2022Updated 3 years ago
- Visualise atomic and molecular system structures and trajectories☆15Jan 10, 2026Updated 9 months ago
- AlphaFold ported to the M1 GPU☆10Mar 6, 2023Updated 3 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Tensor Processing Unit implementation in Verilog☆16Aug 12, 2026Updated last month
- A path tracing implementation to efficiently handle memory access to large data sets☆10Sep 27, 2015Updated 11 years ago