A dedicated graphical processor for ray tracing
☆22Jun 7, 2021Updated 5 years ago
Alternatives and similar repositories for ECE554-RayTracing-TeamKEVIN
Users that are interested in ECE554-RayTracing-TeamKEVIN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple Path Tracer on an FPGA☆34Aug 29, 2021Updated 4 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆99Oct 3, 2020Updated 5 years ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Jul 18, 2026Updated 3 weeks ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- HomebrewGPU is a simple ray tracing GPU built on FPGA, featuring basic ray–primitive intersection, BVH traversal, shadowing, reflection, …☆228Jul 31, 2023Updated 3 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆16May 17, 2024Updated 2 years ago
- things about Verilog hardware description language☆18Sep 18, 2018Updated 7 years ago
- A Full Hardware Real-Time Ray-Tracer☆116Nov 16, 2025Updated 8 months ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- Testfield: T593☆15Apr 27, 2026Updated 3 months ago
- ☆26Oct 8, 2019Updated 6 years ago
- Platform Level Interrupt Controller☆50May 10, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆36Jul 29, 2026Updated last week
- CUDA optimized Path Tracer☆10Dec 23, 2018Updated 7 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- Code repository for the paper on "Predicting the Performance of Black-Box LLMs through Self-Queries".☆12Jan 9, 2025Updated last year
- A 2D raytracer built with Processing, models Reflection, Refraction, Fresnel and Dispersion☆11Nov 20, 2019Updated 6 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- "The Drop" ASIC 640x480 60Hz audio visual demo☆14Feb 11, 2026Updated 5 months ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- EE 287 2012 Fall☆34Mar 11, 2013Updated 13 years ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 6 years ago
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- 16-colour VGA display on Raspberry Pico for analogue VGA monitor and digital LCD panel, with resolution 640x480/16 colors.☆17Dec 28, 2021Updated 4 years ago
- For C#:Half-precision floating-point format.☆12Sep 26, 2019Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆50May 10, 2024Updated 2 years ago
- Code for paper "Cross-lingual Transfer for Text Classification with Dictionary-based Heterogeneous Graph", EMNLP 2021 - findings.☆13Dec 14, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Public release☆59Sep 3, 2019Updated 6 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆19Oct 4, 2022Updated 3 years ago
- A quadtree terrain example made by Unity3D☆12May 6, 2020Updated 6 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆43Nov 14, 2021Updated 4 years ago
- Visualise atomic and molecular system structures and trajectories☆15Jan 10, 2026Updated 7 months ago
- AlphaFold ported to the M1 GPU☆10Mar 6, 2023Updated 3 years ago
- Tensor Processing Unit implementation in Verilog☆15Mar 18, 2025Updated last year