A dedicated graphical processor for ray tracing
☆22Jun 7, 2021Updated 5 years ago
Alternatives and similar repositories for ECE554-RayTracing-TeamKEVIN
Users that are interested in ECE554-RayTracing-TeamKEVIN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 👾 Complete Quartus Project for FPGA-based-3D-renderer☆18Jul 13, 2021Updated 5 years ago
- Simple Path Tracer on an FPGA☆34Aug 29, 2021Updated 4 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆96Oct 3, 2020Updated 5 years ago
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆16Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 12 years ago
- HomebrewGPU is a simple ray tracing GPU built on FPGA, featuring basic ray–primitive intersection, BVH traversal, shadowing, reflection, …☆225Jul 31, 2023Updated 2 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- ☆26Jul 13, 2026Updated last week
- Superscalar Out-of-Order NPU Design on FPGA☆15May 17, 2024Updated 2 years ago
- things about Verilog hardware description language☆18Sep 18, 2018Updated 7 years ago
- A Full Hardware Real-Time Ray-Tracer☆116Nov 16, 2025Updated 8 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆27Apr 24, 2019Updated 7 years ago
- ☆26Oct 8, 2019Updated 6 years ago
- Platform Level Interrupt Controller☆49May 10, 2024Updated 2 years ago
- Flex & Bison based compiler and stack based VM for language Luna.☆10May 9, 2018Updated 8 years ago
- Running linear algebra as fast as possible on Apple silicon☆31Aug 18, 2023Updated 2 years ago
- Code repository for the paper on "Predicting the Performance of Black-Box LLMs through Self-Queries".☆12Jan 9, 2025Updated last year
- ☆10Apr 8, 2021Updated 5 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 5 years ago
- Dyamic NFT using Solidity, OpenZeppelin and Chainlink☆13Feb 22, 2023Updated 3 years ago
- EE 287 2012 Fall☆34Mar 11, 2013Updated 13 years ago
- A small RISC-V core (SystemVerilog)☆33Aug 26, 2019Updated 6 years ago
- OpenTitan: Open source silicon root of trust☆10Feb 5, 2020Updated 6 years ago
- Hello world example using Think C 5.0, for Classic Macintosh System 7☆11Feb 13, 2023Updated 3 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- 16-colour VGA display on Raspberry Pico for analogue VGA monitor and digital LCD panel, with resolution 640x480/16 colors.☆17Dec 28, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- For C#:Half-precision floating-point format.☆12Sep 26, 2019Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆49May 10, 2024Updated 2 years ago
- Code for paper "Cross-lingual Transfer for Text Classification with Dictionary-based Heterogeneous Graph", EMNLP 2021 - findings.☆13Dec 14, 2021Updated 4 years ago
- A quadtree terrain example made by Unity3D☆12May 6, 2020Updated 6 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆43Nov 14, 2021Updated 4 years ago
- BJUT Principle of Compiler Experiment Example☆12Mar 31, 2020Updated 6 years ago
- Python scripts and datasets of the "Extremely Low-Resource Neural Machine Translation: A Case Study of Cantonese" project☆16Oct 28, 2022Updated 3 years ago