Anushar123 / vsdsram
SRAM
☆8Updated 4 years ago
Alternatives and similar repositories for vsdsram:
Users that are interested in vsdsram are comparing it to the libraries listed below
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 3 years ago
- ☆20Updated 3 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- SRAM☆21Updated 4 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- sram/rram/mram.. compiler☆31Updated last year
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆16Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆5Updated 2 years ago
- Extended and external tests for Verilator testing☆16Updated this week
- Library of open source Process Design Kits (PDKs)☆35Updated this week
- ☆36Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- ☆15Updated 4 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated 10 months ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆23Updated 5 years ago
- ☆41Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 2 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆38Updated 3 years ago
- ☆14Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 4 years ago
- SystemVerilog RTL Linter for YoSys☆20Updated 3 months ago