combinatorylogic / socLinks
An experimental System-on-Chip with a custom compiler toolchain.
☆60Updated 5 years ago
Alternatives and similar repositories for soc
Users that are interested in soc are comparing it to the libraries listed below
Sorting:
- A pipelined RISCV implementation in VHDL☆97Updated 7 years ago
- Yet Another Forth Core...☆72Updated 11 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- Stack CPU Work In Progress☆30Updated last year
- Synthesis-Aided Compiler for GreenArrays GA144☆54Updated 8 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- The J1 CPU☆172Updated 5 years ago
- The Easy 8-bit Processor☆184Updated 11 years ago
- MRSIC32 ISA documentation and development☆91Updated 2 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- OpenFPGA☆34Updated 7 years ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆28Updated 2 months ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- An FPGA microcontroller that natively executes LISP☆94Updated last year
- ☆48Updated 10 years ago
- 64-bit MISC Architecture CPU☆13Updated 8 years ago
- Moxie-compatible core repository☆47Updated 3 months ago
- Open Processor Architecture☆26Updated 9 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- The Kestrel is a family of home-made computers, built as much as possible on open-source technology, and supporting as much as possible t…☆189Updated 4 years ago
- Swapforth is a cross-platform ANS Forth☆296Updated last year
- RISC-V instruction set CPUs in HardCaml☆15Updated 9 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- ☆61Updated 2 years ago
- Multi-threaded 32-bit embedded core family.☆24Updated 13 years ago
- The Antikernel operating system project☆119Updated 5 years ago
- Exploration of alternative hardware description languages☆28Updated 7 years ago
- A 32-bit RISC-V processor for mriscv project☆59Updated 8 years ago
- A (Py)thon (D)SL for (G)enerating (In)struction set simulators.☆167Updated 7 years ago