An experimental System-on-Chip with a custom compiler toolchain.
☆59Oct 18, 2026Updated last week
Alternatives and similar repositories for soc
Users that are interested in soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 7 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- A crackme demo program based on Forth code☆13Sep 27, 2012Updated 14 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 6 years ago
- Some software for using Oberon 2013. http://www.inf.ethz.ch/personal/wirth/ProjectOberon/☆15Nov 7, 2023Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆56Jan 19, 2021Updated 5 years ago
- Logic design, schematics and code for 16-bit TTL computer based on 4-bit slice☆11Apr 21, 2025Updated last year
- PocketBeagle baremetal examples.☆10Feb 4, 2018Updated 8 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- A pipelined RISCV implementation in VHDL☆96Nov 19, 2018Updated 7 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- A reimplementation of a tiny stack CPU☆90Dec 8, 2023Updated 2 years ago
- The Programmers Open Workbench☆13Dec 19, 2011Updated 14 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- Verilog for Julia☆52Apr 18, 2017Updated 9 years ago
- CamelForth in C for RP2040 Raspberry Pi Pico. A Forth by Dr Brad Rodriguez - ported to RP2040 by wa1tnr - Forth interpreter is on the RP2…☆12Oct 27, 2021Updated 5 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 8 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆11Jun 29, 2021Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 5 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- eForth for the j1 simulator and actual J1 FPGAs☆39Mar 31, 2015Updated 11 years ago
- Project Trellis database☆16Oct 12, 2026Updated 2 weeks ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- ☆21Jan 31, 2026Updated 9 months ago
- The J1 CPU☆183Oct 14, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- BASIC-like compiler for retro computers☆10May 5, 2023Updated 3 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- zGlue Chiplet Info Exchange Format (ZEF)☆12Sep 16, 2021Updated 5 years ago
- Distributed FPGA Number Crunching for the Masses☆13Jan 7, 2011Updated 15 years ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated 2 years ago
- A simple C-like language compiler with an extensible syntax and typed macros support☆131Oct 18, 2026Updated last week