combinatorylogic / socLinks
An experimental System-on-Chip with a custom compiler toolchain.
☆60Updated 5 years ago
Alternatives and similar repositories for soc
Users that are interested in soc are comparing it to the libraries listed below
Sorting:
- A pipelined RISCV implementation in VHDL☆96Updated 6 years ago
- Yet Another Forth Core...☆72Updated 10 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Stack CPU Work In Progress☆30Updated last year
- The J1 CPU☆169Updated 4 years ago
- The BERI and CHERI processor and hardware platform☆49Updated 8 years ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆28Updated 7 months ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- The Easy 8-bit Processor☆183Updated 11 years ago
- An FPGA microcontroller that natively executes LISP☆92Updated last year
- Open Processor Architecture☆26Updated 9 years ago
- Yet Another VHDL tool☆31Updated 8 years ago
- MRSIC32 ISA documentation and development☆91Updated last year
- OpenFPGA☆34Updated 7 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- A reimplementation of a tiny stack CPU☆84Updated last year
- A 32-bit RISC-V processor for mriscv project☆58Updated 7 years ago
- Swapforth is a cross-platform ANS Forth☆290Updated last year
- The Antikernel operating system project☆121Updated 5 years ago
- A bit-serial CPU☆19Updated 5 years ago
- Synthesis-Aided Compiler for GreenArrays GA144☆53Updated 8 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Partial implementation of Knuth's MMIX processor (FPGA softcore)☆53Updated 2 months ago