An experimental System-on-Chip with a custom compiler toolchain.
☆60Jan 2, 2020Updated 6 years ago
Alternatives and similar repositories for soc
Users that are interested in soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 7 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- A crackme demo program based on Forth code☆13Sep 27, 2012Updated 13 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago
- SwapForth J1a processor for Icestudio☆12Aug 28, 2020Updated 5 years ago
- Firmware for Xilinx Platform Cable 1 USB Jtag adapter☆10Jul 24, 2016Updated 9 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆15Feb 22, 2019Updated 7 years ago
- Some software for using Oberon 2013. http://www.inf.ethz.ch/personal/wirth/ProjectOberon/☆15Nov 7, 2023Updated 2 years ago
- A pipelined RISCV implementation in VHDL☆96Nov 19, 2018Updated 7 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Pipelined DCPU-16 Verilog Implementation☆42May 30, 2012Updated 14 years ago
- The Programmers Open Workbench☆13Dec 19, 2011Updated 14 years ago
- For exploring http://www.ioccc.org/2012/tromp/hint.html☆36Aug 2, 2017Updated 8 years ago
- A simple C-like language compiler with an extensible syntax and typed macros support☆131Apr 28, 2021Updated 5 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 6 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- A Forth J1 emulator in C☆13Nov 25, 2025Updated 6 months ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- The J1 CPU☆180Oct 14, 2020Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- eForth for the j1 simulator and actual J1 FPGAs☆39Mar 31, 2015Updated 11 years ago
- ☆64Oct 10, 2023Updated 2 years ago
- Some crazy experiments about using a FPGA to transmit a TV signal old-style☆13Oct 13, 2018Updated 7 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 8 years ago
- Verilog for Julia☆51Apr 18, 2017Updated 9 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆316May 25, 2023Updated 3 years ago
- A collection of compiler, emulator and microkernel tools.☆259Jan 24, 2020Updated 6 years ago
- ☆21Jan 31, 2026Updated 4 months ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Integrated Oberon -- with an overview of the project and a link to the documentation and the wiki☆30Sep 22, 2021Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- An Oberon-2 LLVM front-end☆23Sep 27, 2014Updated 11 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago