☆18Jul 28, 2022Updated 3 years ago
Alternatives and similar repositories for Zedboard-OLED
Users that are interested in Zedboard-OLED are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Sep 19, 2019Updated 6 years ago
- Realtime audio DSP on the ZyBo☆10Jan 25, 2016Updated 10 years ago
- Source code for Zynq OLED controller☆15Oct 11, 2020Updated 5 years ago
- ☆17Aug 18, 2020Updated 5 years ago
- ☆14Mar 1, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FreeRTOS for BeagleBone Black☆13Jun 10, 2014Updated 11 years ago
- ☆11Jul 16, 2020Updated 5 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆37Jun 22, 2023Updated 2 years ago
- Python based RIGOL DP832 GUI☆15Jul 12, 2020Updated 5 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Oct 10, 2018Updated 7 years ago
- ☆19Jul 21, 2020Updated 5 years ago
- This github contains the Vivado project, PCB schematic and control software for levitation framework at Bristol University☆15Jun 15, 2018Updated 7 years ago
- This is an unofficial read-only mirror of the gem5 simulator. The upstream repository is stored in Mercurial at http://repo.gem5.org/gem5…☆13May 2, 2020Updated 5 years ago
- ☆14Oct 19, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Bare metal bring-up for the Digilent Zybo board☆10Jan 26, 2017Updated 9 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 8 years ago
- Updated version of the XUP Workshops☆12Aug 10, 2018Updated 7 years ago
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Oct 21, 2020Updated 5 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Ipipe patched kernel 4.9.80 source with xenomai 3 for raspberry pi 2, 3 (include 3b+)☆16Sep 11, 2018Updated 7 years ago
- Chibios-based ebike controller☆16Jan 26, 2026Updated 2 months ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated last year
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 5 months ago
- Evolución de la enfermedad por coronavirus COVID-19 en Andalucía☆17Jun 19, 2024Updated last year
- ☆49Oct 19, 2023Updated 2 years ago
- An intro to embedded systems for ML application developers☆29Jan 30, 2026Updated last month
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- use GPIOs with Linux / sysfs interface☆16Jul 15, 2018Updated 7 years ago
- easy to use RX and TX handler for the Adalm - Pluto☆18Apr 4, 2022Updated 3 years ago
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Jan 13, 2016Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Feb 2, 2022Updated 4 years ago
- Dockerfile with Vivado for CI☆12Apr 27, 2025Updated 10 months ago
- Angstrom repository with updated layers file☆11Jul 9, 2021Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated last month
- Pipelined DCPU-16 Verilog Implementation☆42May 30, 2012Updated 13 years ago
- Processing System Makefiles☆16Apr 10, 2025Updated 11 months ago