efeslab / dolmaLinks
☆13Updated 4 years ago
Alternatives and similar repositories for dolma
Users that are interested in dolma are comparing it to the libraries listed below
Sorting:
- CleanupSpec (MICRO-2019)☆16Updated 5 years ago
- Security Test Benchmark for Computer Architectures☆21Updated last month
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 4 months ago
- ☆35Updated 4 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆21Updated 4 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆29Updated 3 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 6 years ago
- MIRAGE (USENIX Security 2021)☆13Updated 2 years ago
- ☆18Updated 3 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆22Updated 3 years ago
- ☆20Updated 3 years ago
- Reload+Refresh PoC☆16Updated 5 years ago
- New Cache implementation using Gem5☆13Updated 11 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆24Updated last year
- Microscope: Enabling Microarchitectural Replay Attacks☆20Updated 5 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 4 years ago
- ☆25Updated 2 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 5 years ago
- HW interface for memory caches☆28Updated 5 years ago
- ☆46Updated 6 years ago
- ☆87Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆17Updated 4 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 7 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆35Updated 2 years ago
- ☆97Updated last year
- ☆36Updated 6 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆56Updated 6 years ago
- ☆34Updated 3 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated 7 months ago