efeslab / dolma
☆12Updated 3 years ago
Alternatives and similar repositories for dolma:
Users that are interested in dolma are comparing it to the libraries listed below
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 4 months ago
- ☆34Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆20Updated 2 months ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- ☆18Updated 2 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆26Updated 2 years ago
- New Cache implementation using Gem5☆13Updated 10 years ago
- ☆21Updated last year
- Microscope: Enabling Microarchitectural Replay Attacks☆18Updated 4 years ago
- MIRAGE (USENIX Security 2021)☆12Updated last year
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- HW interface for memory caches☆26Updated 4 years ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago
- Reload+Refresh PoC☆14Updated 4 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.☆21Updated last year
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆11Updated 3 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆30Updated last year
- ☆16Updated last year
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆43Updated 5 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- ☆18Updated 5 years ago
- ☆18Updated 2 years ago
- ☆18Updated 6 years ago
- ☆22Updated 4 years ago
- ☆31Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago