ymanerka / ccicheck
☆9Updated 9 years ago
Alternatives and similar repositories for ccicheck
Users that are interested in ccicheck are comparing it to the libraries listed below
Sorting:
- RTLCheck☆21Updated 6 years ago
- ☆13Updated 4 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- COATCheck☆13Updated 6 years ago
- ☆19Updated 10 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- ☆11Updated last year
- A tool for checking the contract satisfaction for hardware designs☆10Updated 5 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- ILA Model Database☆22Updated 4 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 6 months ago
- ☆12Updated 11 months ago
- PipeProof☆11Updated 5 years ago
- ☆19Updated 10 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 3 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆12Updated 2 months ago
- ☆13Updated 4 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆25Updated 7 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆9Updated 6 months ago
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- ☆16Updated 3 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- ☆11Updated 3 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆17Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 4 years ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago