Alternatives and similar repositories for gcc

Users that are interested in gcc are comparing it to the libraries listed below

• foss-for-synopsys-dwc-arc-processors / binutils-gdb
  A mirror of the upstream binutils-gdb repository for ARC specific work
  ☆14Updated last week
• autotools-mirror / m4
  GNU M4. Mirror of git://git.savannah.gnu.org/m4.git
  ☆20Updated 10 months ago
• pulp-platform / gpio
  Parametric GPIO Peripheral
  ☆11Updated 4 months ago
• riscv-non-isa / riscv-rpmi
  RISC-V Platform Management Interface Specification. OS-agnostic messaging interface for system management and control
  ☆11Updated last week
• XUANTIE-RV / xuantie-yocto
  Yocto project for Xuantie RISC-V CPU
  ☆39Updated last month
• zenonxiu81 / arm_system_register_parser
  A python parser for decoding arm aarch32 and aarch64 system registers
  ☆20Updated last year
• riscv-non-isa / riscv-uefi
  ☆29Updated 3 years ago
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated 3 months ago
• HDLMake / hdl-make
  Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)
  ☆16Updated 3 years ago
• XUANTIE-RV / thead-extension-spec
  XuanTie vendor extension Instruction Set spec
  ☆39Updated 3 weeks ago
• FlyGoat / cpu_gs132
  Verilog code of Loongson's GS132 core
  ☆12Updated 5 years ago
• riscvarchive / riscv-lld
  RISC-V port of LLVM Linker
  ☆24Updated 6 years ago
• riscvarchive / riscv-zicond
  The ISA specification for the ZiCondOps extension.
  ☆19Updated last year
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆54Updated 4 years ago
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆16Updated 5 years ago
• openhwgroup / riscv_vm
  Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board
  ☆15Updated 2 years ago
• foss-for-synopsys-dwc-arc-processors / openocd
  The development tree for OpenOCD for the Synopsys DesignWare ARC processor family
  ☆14Updated last year
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆12Updated last year
• open-power / pdbg
  PowerPC FSI Debugger
  ☆18Updated 2 weeks ago
• riscvarchive / riscv-code-speed-optimization
  ☆12Updated 4 years ago
• sabbaghm / c-ll-verilog
  An LLVM based mini-C to Verilog High-level Synthesis tool
  ☆37Updated 3 months ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆98Updated 3 years ago
• riscvarchive / riscv-edk2-platforms
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆18Updated 3 years ago
• riscv-admin / riscv-ovpsim
  ☆62Updated 4 years ago
• franzflasch / leiwand_rv32
  RISC-V RV32I CPU written in verilog
  ☆10Updated 4 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 11 months ago
• riscv-non-isa / server-soc
  The repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate …
  ☆24Updated last week
• edgarigl / qemu-etrace
  Qemu Etrace
  ☆14Updated last year
• eembc / telebench
  TeleBench™ is a suite of benchmarks that allows the users to approximate the performance of processors in modem and related fixed-telecom…
  ☆12Updated 4 years ago
• riscv / riscv-test-env
  ☆47Updated last month