Sample minimal Vivado project for Parallella FPGA
☆45May 15, 2016Updated 9 years ago
Alternatives and similar repositories for parallella-fpga-dummy-io
Users that are interested in parallella-fpga-dummy-io are comparing it to the libraries listed below
Sorting:
- the actual epiphany backend☆20May 18, 2013Updated 12 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 7 years ago
- A Simple to use build environment for parallella using yocto☆13Jul 28, 2025Updated 7 months ago
- ☆17Sep 20, 2023Updated 2 years ago
- UART to AXI Stream interface written in VHDL☆18Oct 20, 2022Updated 3 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Nov 21, 2016Updated 9 years ago
- The repository with my simple Z-turn examples, to be used as templates for more serious project☆18Apr 24, 2025Updated 10 months ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆56Apr 27, 2017Updated 8 years ago
- FPGA Development for the parallella☆19Aug 9, 2017Updated 8 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆107Nov 14, 2018Updated 7 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- A collection of HDL cores written in MyHDL.☆12Oct 28, 2015Updated 10 years ago
- CGMiner fork, it add suport to Epiphany CPUs, used in Parallella.☆15Sep 23, 2013Updated 12 years ago
- PlutoSDR BSP build system based on buildroot☆10Sep 19, 2017Updated 8 years ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- Asynchronous FIFO for FPGAs☆12Mar 20, 2018Updated 7 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Oct 19, 2014Updated 11 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Feb 28, 2026Updated last week
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- ☆28Mar 29, 2018Updated 7 years ago
- Cyclone V FPGA board for UnAmiga project with new addon 6 Buttons Megadrive Joystick☆13Jun 24, 2020Updated 5 years ago
- The robot base on ZedBoard☆16Jul 3, 2014Updated 11 years ago
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆13May 28, 2015Updated 10 years ago
- PYNQ DMA benchmark project☆12Apr 27, 2017Updated 8 years ago
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- OpenEmbedded/Yocto layer for topic products. Contains BSP for Miami boards and Florida carriers.☆16Updated this week
- Library of various community contributed Parallella board admin scripts and programs☆39Dec 19, 2016Updated 9 years ago
- A portable driver for the LMS7002M dual transceiver☆30Jan 4, 2022Updated 4 years ago
- USB C64 SID hardware player☆22Jul 30, 2012Updated 13 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- uiomem is a Linux device driver for accessing a memory area outside the Linux Kernel management from user space.☆13Dec 1, 2025Updated 3 months ago
- SPI core☆14Oct 25, 2019Updated 6 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Jan 13, 2016Updated 10 years ago
- Official Ubuntu distro for Parallella☆124Sep 30, 2020Updated 5 years ago
- Linux Kernel forked from ADI (with latest ADI HDMI drivers)☆69Sep 15, 2019Updated 6 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago