Kirill888 / parallella-fpga-dummy-io
Sample minimal Vivado project for Parallella FPGA
☆43Updated 8 years ago
Alternatives and similar repositories for parallella-fpga-dummy-io:
Users that are interested in parallella-fpga-dummy-io are comparing it to the libraries listed below
- Extensible FPGA control platform☆56Updated last year
- Small footprint and configurable JESD204B core☆40Updated 3 weeks ago
- Open Source ZYNQ Board☆31Updated 9 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆53Updated 7 years ago
- ☆15Updated 8 years ago
- START HERE! FPGA and Linux Development Combined☆23Updated 8 years ago
- A wishbone controlled scope for FPGA's☆74Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆116Updated 8 years ago
- Python tools for Vivado Projects☆73Updated 5 years ago
- ☆40Updated 4 years ago
- Small footprint and configurable SPI core☆40Updated 3 weeks ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Featherweight RISC-V implementation☆52Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated 3 weeks ago
- CMod-S6 SoC☆37Updated 7 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆44Updated 4 years ago
- Generic Logic Interfacing Project☆44Updated 4 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆20Updated 5 years ago
- ☆22Updated 8 years ago
- a playground for xilinx zynq fpga experiments☆48Updated 6 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆42Updated 9 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- SPI core☆15Updated 5 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 9 months ago
- Verilog FT245 to AXI stream interface☆28Updated 6 years ago