Purdue-SoCET / tensor-coreLinks
Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.
☆17Updated this week
Alternatives and similar repositories for tensor-core
Users that are interested in tensor-core are comparing it to the libraries listed below
Sorting:
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆17Updated 6 months ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- ☆13Updated 8 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 7 months ago
- ☆19Updated last week
- ☆10Updated 3 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆24Updated this week
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 8 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆30Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆17Updated 2 months ago
- RISC-V IOMMU in verilog☆19Updated 3 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 6 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆25Updated this week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆16Updated last year
- ☆29Updated 5 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆17Updated 6 months ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- A small Neural Network Processor for Edge devices.☆13Updated 2 years ago
- ☆27Updated 6 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11Updated 6 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago