Purdue-SoCET / tensor-coreLinks
☆14Updated this week
Alternatives and similar repositories for tensor-core
Users that are interested in tensor-core are comparing it to the libraries listed below
Sorting:
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆15Updated 5 months ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- ☆13Updated 7 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆16Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated last week
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 7 months ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- A small Neural Network Processor for Edge devices.☆13Updated 2 years ago
- ☆10Updated 3 years ago
- ☆19Updated last month
- verification of simple axi-based cache☆18Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆17Updated 2 months ago
- ☆29Updated last week
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆15Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- ☆29Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- ☆27Updated 5 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 6 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- RISC-V IOMMU in verilog☆19Updated 3 years ago
- Design and UVM-TB of RISC -V Microprocessor☆27Updated last year
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago