PrincetonUniversity / stripesLinks
☆15Updated last year
Alternatives and similar repositories for stripes
Users that are interested in stripes are comparing it to the libraries listed below
Sorting:
- ☆22Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- A dynamic verification library for Chisel.☆160Updated last year
- Advanced Architecture Labs with CVA6☆77Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated this week
- ☆87Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆20Updated last month
- A Style Guide for the Chisel Hardware Construction Language☆109Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Updated 3 months ago
- The OpenPiton Platform☆28Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Updated 10 years ago
- A Fast, Low-Overhead On-chip Network☆267Updated 2 weeks ago
- The official repository of metro-mpi☆17Updated 5 months ago
- ☆12Updated 4 months ago
- Scalable Interface for RISC-V ISA Extensions☆23Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 6 years ago
- Open source RTL simulation acceleration on commodity hardware☆34Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An integrated CGRA design framework☆91Updated 10 months ago
- Championship Branch Prediction 2025☆67Updated 8 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆119Updated 3 months ago
- CGRA framework with vectorization support.☆43Updated 2 weeks ago
- ☆33Updated last year
- A hardware synthesis framework with multi-level paradigm☆44Updated last year
- ☆46Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆167Updated 2 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆57Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆187Updated last year