PrincetonUniversity / stripesLinks
☆15Updated last year
Alternatives and similar repositories for stripes
Users that are interested in stripes are comparing it to the libraries listed below
Sorting:
- A Fast, Low-Overhead On-chip Network☆267Updated 2 weeks ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆98Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆226Updated 3 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆187Updated last year
- A dynamic verification library for Chisel.☆160Updated last year
- An integrated CGRA design framework☆91Updated 10 months ago
- The official repository of metro-mpi☆17Updated 5 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆239Updated this week
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆20Updated last month
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆144Updated 7 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆280Updated 2 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆167Updated 2 years ago
- An AXI4 crossbar implementation in SystemVerilog☆208Updated 5 months ago
- Advanced Architecture Labs with CVA6☆77Updated 2 years ago
- Network on Chip Implementation written in SytemVerilog☆198Updated 3 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆161Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆109Updated 4 years ago
- Vector processor for RISC-V vector ISA☆136Updated 5 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆201Updated 5 years ago
- ☆87Updated last year
- An Open-Source Tool for CGRA Accelerators☆82Updated 5 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Updated 3 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆123Updated 3 weeks ago
- ☆22Updated 2 years ago
- Championship Branch Prediction 2025☆67Updated 8 months ago
- A caravan equipped with API for creating bus protocols in Chisel with ease.☆14Updated 3 weeks ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆119Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆30Updated 4 months ago