astlxmu / LearnedFTL
☆15Updated 6 months ago
Alternatives and similar repositories for LearnedFTL:
Users that are interested in LearnedFTL are comparing it to the libraries listed below
- ☆19Updated 2 years ago
- Tiered memory management☆74Updated 6 months ago
- The Artifact Evaluation Version of SOSP Paper #19☆45Updated 7 months ago
- This is a study group studying SSD, FTL, and FEMU in 2024.☆10Updated 6 months ago
- TeRM: Extending RDMA-Attached Memory with SSD [FAST'24]☆40Updated 5 months ago
- source code for Deft paper☆16Updated 5 months ago
- WIPE implementation☆10Updated last year
- ☆68Updated last year
- [FAST 2022] FORD: Fast One-sided RDMA-based Distributed Transactions for Disaggregated Persistent Memory☆60Updated 9 months ago
- Nap - NUMA-Aware Persistent Indexes☆41Updated 3 years ago
- IODA: A Host/Device Co-Design for Strong Predictability Contract on Modern Flash Storage (SOSP'21)☆11Updated 3 years ago
- dLSM: An LSM-Based Index for RDMA-Enabled Memory Disaggregation☆32Updated last year
- Code for "Baleen: ML Admission & Prefetching for Flash Caches" (FAST 2024).☆23Updated last year
- CoRM: Compactable Remote Memory over RDMA☆20Updated 3 years ago
- PetPS: Supporting Huge Embedding Models with Tiered Memory☆30Updated 10 months ago
- λ-IO: a unified I/O stack for computational storage [FAST'23]☆76Updated last year
- A collection of awesome researchers and papers about disaggregated memory.☆151Updated 3 months ago
- FINEdex: A Fine-grained Learned Index Scheme for Scalable and Concurrent Memory Systems☆32Updated 2 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆44Updated last year
- ROLEX: A Scalable RDMA-oriented Learned Key-Value Store for Disaggregated Memory Systems☆74Updated last year
- Open-source repository for the paper "DyTIS: A Dynamic Dataset Targeted Index Structure Simultaneously Efficient for Search, Insert, and …☆14Updated last year
- Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"☆23Updated last year
- ☆94Updated last year
- MioDB: Devouring Data Byte-addressable LSM-based KV Stores for Hybrid Memory☆16Updated 2 years ago
- FAST 22☆12Updated 2 years ago
- A mirror of RLib from lab.☆45Updated 3 years ago
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆61Updated last week
- ☆25Updated 3 years ago
- [USENIX ATC '21] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆45Updated 3 years ago