Amit-P89 / -DRackSim
Pin based tool for simulation of rack-scale disaggregated memory systems
☆14Updated last month
Related projects: ⓘ
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆16Updated last month
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆11Updated 3 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 5 months ago
- Clio, ASPLOS'22.☆69Updated 2 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆21Updated 2 months ago
- ☆28Updated 3 years ago
- ☆21Updated last year
- LLMServingSim: A HW/SW Co-Simulation Infrastructure for LLM Inference Serving at Scale☆32Updated last month
- ☆23Updated this week
- ☆18Updated last year
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆11Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆23Updated last year
- STONNE Simulator integrated into SST Simulator☆15Updated 5 months ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆10Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- ☆32Updated last year
- An FPGA-based full-stack in-storage computing system.☆37Updated 3 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- HW/SW co-designed end-host RPC stack☆19Updated 2 years ago
- ☆31Updated 3 months ago
- ☆21Updated 11 months ago
- Exploring the Design Space of Page Management for Multi-Tiered Memory Systems (USENIX ATC '21)☆43Updated 2 years ago
- ☆60Updated 3 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆32Updated 6 months ago
- ☆15Updated 3 years ago
- OSDI'24 Nomad implementation☆26Updated 3 months ago
- VANS: A validated NVRAM simulator☆26Updated 9 months ago
- ☆16Updated 11 months ago
- Domain-Specific Architecture Generator 2☆20Updated last year
- ☆65Updated 3 years ago