PNg-HA / AWS_Workshop_Chaos_ExperimentView external linksLinks
AWS Chaos Experiment
☆19Sep 20, 2024Updated last year
Alternatives and similar repositories for AWS_Workshop_Chaos_Experiment
Users that are interested in AWS_Workshop_Chaos_Experiment are comparing it to the libraries listed below
Sorting:
- https://png-ha.github.io/AWS_Workshop/☆20Aug 22, 2024Updated last year
- ☆18Oct 22, 2024Updated last year
- ☆19Aug 22, 2024Updated last year
- ☆19Jun 25, 2024Updated last year
- ☆23Jan 19, 2025Updated last year
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- ☆15Oct 20, 2025Updated 3 months ago
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- SoC design & prototyping☆16Jun 13, 2025Updated 8 months ago
- ☆12Feb 23, 2020Updated 5 years ago
- A heterogeneous accelerator-centric compute cluster☆33Updated this week
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆15Sep 9, 2023Updated 2 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆27Jan 23, 2024Updated 2 years ago
- Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.☆15May 29, 2020Updated 5 years ago
- Example project to demonstrate the RNNoise audio noise suppression algorithm running on a Raspberry Pi Pico 2 board, using the RP2350's C…☆29Aug 2, 2024Updated last year
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- A flexible and scalable development platform for modern FPGA projects.☆39Feb 2, 2026Updated last week
- A textbook on system on chip design using Arm Cortex-A☆42Jun 11, 2025Updated 8 months ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆33May 20, 2020Updated 5 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆40Dec 11, 2025Updated 2 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Dec 24, 2025Updated last month
- An open-source 32-bit RISC-V soft-core processor☆45Sep 1, 2025Updated 5 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Jun 14, 2019Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆49Sep 20, 2024Updated last year
- Implementation of the PCIe physical layer☆60Jul 11, 2025Updated 7 months ago
- ☆46Apr 8, 2023Updated 2 years ago
- ☆63Jun 25, 2024Updated last year
- Exploring gate level simulation☆58Apr 23, 2025Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66May 29, 2025Updated 8 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆74Sep 17, 2022Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Feb 2, 2026Updated last week
- A demo system for Ibex including debug support and some peripherals☆86Jan 21, 2026Updated 3 weeks ago
- A tool for synthesizing Verilog programs☆109Aug 25, 2025Updated 5 months ago
- AMD University Program HLS tutorial☆123Oct 28, 2024Updated last year
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆119Aug 26, 2025Updated 5 months ago
- Verilog wishbone components☆124Jan 5, 2024Updated 2 years ago