PNg-HA / AWS_Workshop_Store-retrieve-and-manage-sensitive-credentials-in-AWS-Secrets-ManagerView on GitHub
☆17Oct 22, 2024Updated last year
Alternatives and similar repositories for AWS_Workshop_Store-retrieve-and-manage-sensitive-credentials-in-AWS-Secrets-Manager
Users that are interested in AWS_Workshop_Store-retrieve-and-manage-sensitive-credentials-in-AWS-Secrets-Manager are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- https://png-ha.github.io/AWS_Workshop/☆19Aug 22, 2024Updated 2 years ago
- ☆18Aug 22, 2024Updated 2 years ago
- ☆18Jun 25, 2024Updated 2 years ago
- ☆22Jan 19, 2025Updated last year
- AWS Chaos Experiment☆18Sep 20, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Mirror of the OpenDaylight vtn gerrit project☆13Jul 24, 2026Updated last month
- ☆13Jun 6, 2022Updated 4 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated last month
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Modular RISC-V implementation & SoC☆21Aug 29, 2026Updated 3 weeks ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 3 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- P4-driven network simulator integrating P4 programmability with ns-3.☆27Aug 31, 2026Updated 2 weeks ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- RISC-V soft-SoC extensible plaftorm for Xilinx FPGAs from University of Naples Federico II.☆19Sep 10, 2026Updated last week
- Latest PyTorch Implementation of DeltaGRU & DeltaLSTM that Exploits Temporal Sparsity in Sequential Data☆18Sep 30, 2023Updated 2 years ago
- ☆17Jul 28, 2026Updated last month
- P4.org's Participation in Google Summer of Code☆32Sep 4, 2026Updated 2 weeks ago
- IPDK Networking Recipe (P4 Control Plane)☆41May 11, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆30Jul 14, 2021Updated 5 years ago
- Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.☆16May 29, 2020Updated 6 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆17Sep 9, 2023Updated 3 years ago
- Hardware acceleration for transformer attention mechanisms on NVIDIA Deep Learning Accelerator (NVDLA), enabling efficient inference of…☆20Mar 30, 2025Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 10 months ago
- ☆18Jun 29, 2026Updated 2 months ago
- Minimal implementation of Raybox HDL ray caster concept☆28Jul 14, 2026Updated 2 months ago
- Example project to demonstrate the RNNoise audio noise suppression algorithm running on a Raspberry Pi Pico 2 board, using the RP2350's C…☆32Aug 2, 2024Updated 2 years ago
- RTL for AXI over UCIe bridge.☆32Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Using LSTM Neural Networks to predict the future temperatures.☆18Apr 5, 2021Updated 5 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- A research project of applying deep learning models and data fusion algorithms on Human Activity Recognition(HAR)/Activities of Daily Liv…☆23Feb 4, 2021Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Jun 28, 2019Updated 7 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆28Feb 16, 2024Updated 2 years ago
- This is the Restaurant POS 2.0 web application project, copyright by Ho Chi Minh University of Technology☆24Mar 18, 2022Updated 4 years ago
- Anamoly Detection for Detecting Defected Manufactured Semi-Conductors, as in this case of Classification, the Defected Chips would be ve…☆26May 20, 2019Updated 7 years ago