PNg-HA / AWS_Workshop_Store-retrieve-and-manage-sensitive-credentials-in-AWS-Secrets-ManagerView external linksLinks
☆18Oct 22, 2024Updated last year
Alternatives and similar repositories for AWS_Workshop_Store-retrieve-and-manage-sensitive-credentials-in-AWS-Secrets-Manager
Users that are interested in AWS_Workshop_Store-retrieve-and-manage-sensitive-credentials-in-AWS-Secrets-Manager are comparing it to the libraries listed below
Sorting:
- https://png-ha.github.io/AWS_Workshop/☆20Aug 22, 2024Updated last year
- ☆19Jun 25, 2024Updated last year
- ☆19Aug 22, 2024Updated last year
- ☆23Jan 19, 2025Updated last year
- AWS Chaos Experiment☆19Sep 20, 2024Updated last year
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆13Feb 16, 2024Updated 2 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17May 19, 2025Updated 8 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- Latest PyTorch Implementation of DeltaGRU & DeltaLSTM that Exploits Temporal Sparsity in Sequential Data☆15Sep 30, 2023Updated 2 years ago
- SoC design & prototyping☆16Jun 13, 2025Updated 8 months ago
- ☆12Feb 23, 2020Updated 5 years ago
- A heterogeneous accelerator-centric compute cluster☆33Feb 7, 2026Updated last week
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆27Jan 23, 2024Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- Implementation of an NPU that can be integrated into a RISC- V core through X-Interface.☆34Sep 17, 2024Updated last year
- Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.☆15May 29, 2020Updated 5 years ago
- ☆21May 20, 2016Updated 9 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Jun 28, 2019Updated 6 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Minimal implementation of Raybox HDL ray caster concept☆26Nov 24, 2025Updated 2 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- A flexible and scalable development platform for modern FPGA projects.☆40Feb 2, 2026Updated 2 weeks ago
- A textbook on system on chip design using Arm Cortex-A☆42Jun 11, 2025Updated 8 months ago
- Anamoly Detection for Detecting Defected Manufactured Semi-Conductors, as in this case of Classification, the Defected Chips would be ve…☆25May 20, 2019Updated 6 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆41May 29, 2025Updated 8 months ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆33May 20, 2020Updated 5 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆40Updated this week
- An open-source 32-bit RISC-V soft-core processor☆45Sep 1, 2025Updated 5 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Jun 14, 2019Updated 6 years ago
- ☆55Jun 3, 2025Updated 8 months ago
- EEMBC's Machine-Learning Inference Benchmark targeted at edge devices.☆51Apr 25, 2022Updated 3 years ago
- Implementation of the PCIe physical layer☆60Jul 11, 2025Updated 7 months ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆70Nov 25, 2025Updated 2 months ago
- ☆46Apr 8, 2023Updated 2 years ago
- ☆63Jun 25, 2024Updated last year