PNg-HA / AWS_Workshop_Store-retrieve-and-manage-sensitive-credentials-in-AWS-Secrets-ManagerView on GitHub
☆18Oct 22, 2024Updated last year
Alternatives and similar repositories for AWS_Workshop_Store-retrieve-and-manage-sensitive-credentials-in-AWS-Secrets-Manager
Users that are interested in AWS_Workshop_Store-retrieve-and-manage-sensitive-credentials-in-AWS-Secrets-Manager are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- https://png-ha.github.io/AWS_Workshop/☆20Aug 22, 2024Updated last year
- ☆19Aug 22, 2024Updated last year
- ☆19Jun 25, 2024Updated last year
- ☆23Jan 19, 2025Updated last year
- AWS Chaos Experiment☆19Sep 20, 2024Updated last year
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated last month
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆17Feb 16, 2024Updated 2 years ago
- ☆16Oct 20, 2025Updated 5 months ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 3 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 9 months ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- Latest PyTorch Implementation of DeltaGRU & DeltaLSTM that Exploits Temporal Sparsity in Sequential Data☆16Sep 30, 2023Updated 2 years ago
- C++ framework for easier interaction with OpenGL code☆20Mar 24, 2013Updated 12 years ago
- A heterogeneous accelerator-centric compute cluster☆35Updated this week
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆15Sep 9, 2023Updated 2 years ago
- Minimal implementation of Raybox HDL ray caster concept☆26Nov 24, 2025Updated 3 months ago
- Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.☆16May 29, 2020Updated 5 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆30Jan 23, 2024Updated 2 years ago
- Using LSTM Neural Networks to predict the future temperatures.☆18Apr 5, 2021Updated 4 years ago
- A flexible and scalable development platform for modern FPGA projects.☆41Mar 16, 2026Updated last week
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Jun 28, 2019Updated 6 years ago
- Brainchip Akida Neuromorphic System-on-Chip examples and documentation.☆30Feb 20, 2026Updated last month
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆49Apr 22, 2025Updated 11 months ago
- An open-source 32-bit RISC-V soft-core processor☆46Sep 1, 2025Updated 6 months ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆42Mar 3, 2026Updated 2 weeks ago
- Export netlists from Yosys to DigitalJS☆58Feb 24, 2026Updated 3 weeks ago
- EEMBC's Machine-Learning Inference Benchmark targeted at edge devices.☆52Apr 25, 2022Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆48Sep 20, 2024Updated last year
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆55Nov 16, 2023Updated 2 years ago
- ☆46Apr 8, 2023Updated 2 years ago
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 8 months ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆75Nov 25, 2025Updated 3 months ago