PNg-HA / AWS_Workshop_Store-retrieve-and-manage-sensitive-credentials-in-AWS-Secrets-ManagerView on GitHub
☆17Oct 22, 2024Updated last year
Alternatives and similar repositories for AWS_Workshop_Store-retrieve-and-manage-sensitive-credentials-in-AWS-Secrets-Manager
Users that are interested in AWS_Workshop_Store-retrieve-and-manage-sensitive-credentials-in-AWS-Secrets-Manager are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- https://png-ha.github.io/AWS_Workshop/☆19Aug 22, 2024Updated last year
- ☆18Aug 22, 2024Updated last year
- ☆18Jun 25, 2024Updated 2 years ago
- ☆22Jan 19, 2025Updated last year
- AWS Chaos Experiment☆18Sep 20, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆19Aug 6, 2026Updated last week
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated last week
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- Kubernetes Infrastructure Offload Recipe☆26Feb 24, 2026Updated 5 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- Latest PyTorch Implementation of DeltaGRU & DeltaLSTM that Exploits Temporal Sparsity in Sequential Data☆18Sep 30, 2023Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 5 years ago
- ☆30Jul 14, 2021Updated 5 years ago
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆16Feb 24, 2026Updated 5 months ago
- Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.☆16May 29, 2020Updated 6 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆17Sep 9, 2023Updated 2 years ago
- Hardware acceleration for transformer attention mechanisms on NVIDIA Deep Learning Accelerator (NVDLA), enabling efficient inference of…☆19Mar 30, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Resource Utilization and Latency Estimation for ML on FPGA.☆20Apr 11, 2026Updated 4 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 9 months ago
- RTL for AXI over UCIe bridge.☆27Updated this week
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆25Jun 28, 2019Updated 7 years ago
- Brainchip Akida Neuromorphic System-on-Chip examples and documentation.☆33Updated this week
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆26Feb 16, 2024Updated 2 years ago
- An open-source network train simulator.☆31Jun 11, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆37Aug 30, 2025Updated 11 months ago
- ETO Chip Explorer☆32Updated this week
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 6 months ago
- A simplified library for decentralized, privacy preserving machine learning☆353Jul 27, 2026Updated 3 weeks ago
- Leetcode Top Interview questions discussed in Leetcode. https://leetcode.com/explore/interview/card/top-interview-questions☆26Jul 19, 2026Updated 3 weeks ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆42Mar 3, 2026Updated 5 months ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆52Apr 22, 2025Updated last year