Textbook for advanced students and engineers on modern SoC design using Arm Cortex-A: architecture, interconnects, validation, and fabrication (educational)
☆46Jun 11, 2025Updated last year
Alternatives and similar repositories for Modern-System-on-Chip-Design-on-Arm
Users that are interested in Modern-System-on-Chip-Design-on-Arm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆17Jun 13, 2025Updated last year
- Reference book for SoC and FPGA designers integrating Arm Cortex-M processors with AMBA bus architectures (educational)☆42Jun 16, 2025Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 9 months ago
- Textbook on system-on-chip design using Arm Cortex-M microcontrollers covering AMBA, peripherals, and embedded software (educational)☆69Jun 16, 2025Updated last year
- Education kit for teaching introductory Arm-based system-on-chip design on FPGA with lectures and practical labs (educational)☆161Oct 7, 2025Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Textbook introducing operating systems foundations with GNU/Linux on Arm-based Raspberry Pi platforms (educational)☆78Jun 16, 2025Updated last year
- Education kit for teaching advanced Arm Cortex-A system-on-chip design on FPGA platforms with lectures and hands-on labs (educational)☆128Oct 7, 2025Updated 8 months ago
- RISC-V Online Help☆36May 27, 2026Updated 3 weeks ago
- BluePill+ GD32 Series, GD32F103CBT6☆11Jun 19, 2022Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.☆21Aug 11, 2025Updated 10 months ago
- RTOS for embedded systems☆15Sep 19, 2024Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 7 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆86Sep 17, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆25Mar 15, 2023Updated 3 years ago
- A cycle accurate emulator for the 6502 microprocessor☆19Oct 1, 2023Updated 2 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- A tool for quick analysis of data from a serial device.☆15Nov 25, 2024Updated last year
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 6 months ago
- Not All Patches Are Equal: Hierarchical Dataset Condensation for Single Image Super-Resolution☆10May 7, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated 4 months ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- ☆10May 14, 2026Updated last month
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- a tool that collects and reports heap allocated memory☆13Oct 5, 2025Updated 8 months ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆21Feb 16, 2024Updated 2 years ago
- ☆27Apr 26, 2020Updated 6 years ago
- Parse hardware design information to generate project specific machine configuration☆18Jun 4, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Distributed SDDMM Kernel☆12Jul 8, 2022Updated 3 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 3 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated 2 months ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆14Feb 10, 2026Updated 4 months ago
- Brainchip Akida Neuromorphic System-on-Chip examples and documentation.☆32May 21, 2026Updated 3 weeks ago
- The Core Flight System (cFS) Sample Library (sample_lib)☆12May 18, 2026Updated last month
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 5 years ago