Textbook for advanced students and engineers on modern SoC design using Arm Cortex-A: architecture, interconnects, validation, and fabrication (educational)
☆54Jun 11, 2025Updated last year
Alternatives and similar repositories for Modern-System-on-Chip-Design-on-Arm
Users that are interested in Modern-System-on-Chip-Design-on-Arm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reference book for SoC and FPGA designers integrating Arm Cortex-M processors with AMBA bus architectures (educational)☆45Jun 16, 2025Updated last year
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆19Jun 13, 2025Updated last year
- Textbook introducing operating systems foundations with GNU/Linux on Arm-based Raspberry Pi platforms (educational)☆84Jun 16, 2025Updated last year
- Archived: retained for reference; no active development. Beginner-friendly textbook for designing embedded system applications on Arm Cor…☆126Aug 6, 2026Updated last month
- Education kit for teaching introductory Arm-based system-on-chip design on FPGA with lectures and practical labs (educational)☆171Oct 7, 2025Updated 11 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆15Aug 19, 2025Updated last year
- Education kit for teaching real-time operating systems design and programming on Arm platforms with labs and slides (educational)☆121Aug 6, 2026Updated last month
- Course materials for learners to build autonomous cars and smart cities using micro:bit and Arm-based IoT robotics (educational)☆16Jun 12, 2025Updated last year
- Education kit for teaching advanced Arm Cortex-A system-on-chip design on FPGA platforms with lectures and hands-on labs (educational)☆131Oct 7, 2025Updated 11 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 2 months ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated last month
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Aug 18, 2026Updated last month
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 6 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆38Aug 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Education kit for teaching IoT fundamentals with Arm Cortex-M and CMSIS: lectures and labs on embedded systems, connectivity, cloud, and …☆38Aug 4, 2026Updated last month
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 3 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- ☆18Sep 5, 2026Updated 3 weeks ago
- Testbenches for HDL projects☆23Updated this week
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆40Dec 22, 2023Updated 2 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 5 months ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆26Dec 21, 2025Updated 9 months ago
- ☆18Sep 2, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- General Purpose I/O agent written in UVM☆17Jun 29, 2017Updated 9 years ago
- Browser-based Arm micro-architecture simulator with single-cycle and pipelined CPU visualization (educational, simulator)☆142Jun 13, 2025Updated last year
- YosysHQ SVA AXI Properties☆56Feb 7, 2023Updated 3 years ago
- Textbook introducing DSP fundamentals using Arm Cortex-M microcontrollers with hands-on labs (educational)☆103Jul 15, 2025Updated last year
- AXI X-Bar☆20Apr 8, 2020Updated 6 years ago
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 4 years ago
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆32May 23, 2026Updated 4 months ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆39Oct 23, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆28Jan 11, 2019Updated 7 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 8 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board☆16Nov 16, 2022Updated 3 years ago
- QCRAFT AutoScheduler: a library that allows users to automatically schedule the execution of their own quantum circuits, improving effici…☆18Oct 28, 2025Updated 11 months ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆24Jul 7, 2021Updated 5 years ago
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆12May 8, 2025Updated last year