Textbook for advanced students and engineers on modern SoC design using Arm Cortex-A: architecture, interconnects, validation, and fabrication (educational)
☆43Jun 11, 2025Updated 8 months ago
Alternatives and similar repositories for Modern-System-on-Chip-Design-on-Arm
Users that are interested in Modern-System-on-Chip-Design-on-Arm are comparing it to the libraries listed below
Sorting:
- SoC design & prototyping☆16Jun 13, 2025Updated 8 months ago
- Reference book for SoC and FPGA designers integrating Arm Cortex-M processors with AMBA bus architectures (educational)☆39Jun 16, 2025Updated 8 months ago
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 2 years ago
- Design and program real-time operating systems on Arm-based platforms and use them to improve their application performance☆89Oct 24, 2025Updated 4 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆155Oct 7, 2025Updated 5 months ago
- A textbook on the introduction to the foundations of modern operating systems with Linux☆70Jun 16, 2025Updated 8 months ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆37Dec 22, 2023Updated 2 years ago
- ☆24Mar 15, 2023Updated 2 years ago
- Browser-based Arm micro-architecture simulator with single-cycle and pipelined CPU visualization (educational, simulator)☆127Jun 13, 2025Updated 8 months ago
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated 2 months ago
- ☆33Sep 17, 2021Updated 4 years ago
- Brainchip Akida Neuromorphic System-on-Chip examples and documentation.☆30Feb 20, 2026Updated 2 weeks ago
- RISC-V Online Help☆36Aug 13, 2025Updated 6 months ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆41Updated this week
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆11May 8, 2025Updated 10 months ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆13Mar 7, 2021Updated 5 years ago
- A collection of code based on LLVM/Clang compilation libraries and tools☆39Jan 15, 2020Updated 6 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆12Feb 10, 2026Updated 3 weeks ago
- The Redfish Protocol Validator tests the HTTP protocol behavior of a Redfish service to validate that it conforms to the Redfish specific…☆14Jan 9, 2026Updated last month
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 3 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- A 'learn by doing' textbook on building an embedded system☆112Jun 16, 2025Updated 8 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆50Jan 2, 2025Updated last year
- Parse hardware design information to generate project specific machine configuration☆17Nov 20, 2025Updated 3 months ago
- Collection of LAZEY Projector related files☆16Sep 18, 2014Updated 11 years ago
- fakeroute is a simple tool that simulates network topologies by intercepting traceroute-like probes towards a set of IP addresses. Topolo…☆13Oct 20, 2021Updated 4 years ago
- Solution descriptions for all the problems on foreverCTF☆11Aug 12, 2024Updated last year
- ☆11Aug 21, 2023Updated 2 years ago
- Automatic computation of detectors in a topologically quantum error corrected computation☆14Feb 27, 2026Updated last week
- Not All Patches Are Equal: Hierarchical Dataset Condensation for Single Image Super-Resolution☆10May 7, 2024Updated last year
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- Yilong's NetFPGA-10G Repo☆12May 7, 2015Updated 10 years ago