Textbook for advanced students and engineers on modern SoC design using Arm Cortex-A: architecture, interconnects, validation, and fabrication (educational)
☆44Jun 11, 2025Updated 10 months ago
Alternatives and similar repositories for Modern-System-on-Chip-Design-on-Arm
Users that are interested in Modern-System-on-Chip-Design-on-Arm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 10 months ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 8 months ago
- Textbook on system-on-chip design using Arm Cortex-M microcontrollers covering AMBA, peripherals, and embedded software (educational)☆66Jun 16, 2025Updated 10 months ago
- Education kit for teaching introductory Arm-based system-on-chip design on FPGA with lectures and practical labs (educational)☆159Oct 7, 2025Updated 7 months ago
- Textbook introducing operating systems foundations with GNU/Linux on Arm-based Raspberry Pi platforms (educational)☆74Jun 16, 2025Updated 10 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 3 years ago
- Education kit for teaching advanced Arm Cortex-A system-on-chip design on FPGA platforms with lectures and hands-on labs (educational)☆124Oct 7, 2025Updated 7 months ago
- RISC-V Online Help☆36Aug 13, 2025Updated 8 months ago
- Драйвер OLED дисплеев на чипах SSD1306 или SH1106 для STM32 на HAL с русскими и английскими шрифтами☆12May 18, 2019Updated 6 years ago
- Browser-based Arm micro-architecture simulator with single-cycle and pipelined CPU visualization (educational, simulator)☆131Jun 13, 2025Updated 10 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- ☆15Apr 14, 2023Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆37Dec 22, 2023Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆35Jan 4, 2026Updated 4 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.☆21Aug 11, 2025Updated 8 months ago
- RTOS for embedded systems☆14Sep 19, 2024Updated last year
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 6 months ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆82Sep 17, 2022Updated 3 years ago
- ☆25Mar 15, 2023Updated 3 years ago
- A cycle accurate emulator for the 6502 microprocessor☆19Oct 1, 2023Updated 2 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects☆38Mar 14, 2026Updated last month
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- A tool for quick analysis of data from a serial device.☆15Nov 25, 2024Updated last year
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Not All Patches Are Equal: Hierarchical Dataset Condensation for Single Image Super-Resolution☆11May 7, 2024Updated 2 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- ☆10Mar 26, 2026Updated last month
- ☆18Nov 26, 2025Updated 5 months ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆18Feb 16, 2024Updated 2 years ago
- A collection of code based on LLVM/Clang compilation libraries and tools☆39Jan 15, 2020Updated 6 years ago
- ☆18May 31, 2022Updated 3 years ago
- ☆27Apr 26, 2020Updated 6 years ago
- Fast division by invariant integers using multiplication☆13Apr 11, 2026Updated 3 weeks ago
- Parse hardware design information to generate project specific machine configuration☆18Nov 20, 2025Updated 5 months ago
- Distributed SDDMM Kernel☆12Jul 8, 2022Updated 3 years ago