Textbook for advanced students and engineers on modern SoC design using Arm Cortex-A: architecture, interconnects, validation, and fabrication (educational)
☆54Jun 11, 2025Updated last year
Alternatives and similar repositories for Modern-System-on-Chip-Design-on-Arm
Users that are interested in Modern-System-on-Chip-Design-on-Arm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reference book for SoC and FPGA designers integrating Arm Cortex-M processors with AMBA bus architectures (educational)☆45Jun 16, 2025Updated last year
- Textbook on system-on-chip design using Arm Cortex-M microcontrollers covering AMBA, peripherals, and embedded software (educational)☆79Jun 16, 2025Updated last year
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆19Jun 13, 2025Updated last year
- Textbook introducing operating systems foundations with GNU/Linux on Arm-based Raspberry Pi platforms (educational)☆83Jun 16, 2025Updated last year
- Archived: retained for reference; no active development. Beginner-friendly textbook for designing embedded system applications on Arm Cor…☆128Aug 6, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Course materials for learners to build autonomous cars and smart cities using micro:bit and Arm-based IoT robotics (educational)☆16Jun 12, 2025Updated last year
- Education kit for teaching advanced Arm Cortex-A system-on-chip design on FPGA platforms with lectures and hands-on labs (educational)☆132Oct 7, 2025Updated last year
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Oct 2, 2026Updated 2 weeks ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 6 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆20Aug 14, 2026Updated 2 months ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆37Aug 30, 2025Updated last year
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 3 years ago
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- ☆18Updated this week
- Repository for Ethernet PHY drivers for Linux and RTOS.☆18Apr 29, 2026Updated 5 months ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆40Dec 22, 2023Updated 2 years ago
- ☆18Sep 2, 2020Updated 6 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆26Dec 21, 2025Updated 9 months ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- RISC-V Online Help☆36May 27, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Education kit for teaching introductory robotic systems on Arm platforms with lectures and hands-on labs (educational)☆26Oct 7, 2025Updated last year
- General Purpose I/O agent written in UVM☆17Jun 29, 2017Updated 9 years ago
- YosysHQ SVA AXI Properties☆56Feb 7, 2023Updated 3 years ago
- This repo contains notes for (some) courses made during core years at IISERM. CAUTION: Contain some cool stuff too.☆10Nov 27, 2023Updated 2 years ago
- Textbook introducing DSP fundamentals using Arm Cortex-M microcontrollers with hands-on labs (educational)☆103Jul 15, 2025Updated last year
- Browser-based Arm micro-architecture simulator with single-cycle and pipelined CPU visualization (educational, simulator)☆144Jun 13, 2025Updated last year
- AXI X-Bar☆19Apr 8, 2020Updated 6 years ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆34May 23, 2026Updated 4 months ago
- BluePill+ GD32 Series, GD32F103CBT6☆11Jun 19, 2022Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆28Jan 11, 2019Updated 7 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆36May 17, 2026Updated 5 months ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆12May 8, 2025Updated last year
- QCRAFT AutoScheduler: a library that allows users to automatically schedule the execution of their own quantum circuits, improving effici…☆18Oct 28, 2025Updated 11 months ago