☆19Jun 25, 2024Updated last year
Alternatives and similar repositories for CSPM-with-AWS-Security-Hub
Users that are interested in CSPM-with-AWS-Security-Hub are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- https://png-ha.github.io/AWS_Workshop/☆20Aug 22, 2024Updated last year
- ☆18Oct 22, 2024Updated last year
- ☆19Aug 22, 2024Updated last year
- ☆23Jan 19, 2025Updated last year
- AWS Chaos Experiment☆19Sep 20, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated last month
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆17Feb 16, 2024Updated 2 years ago
- ☆16Oct 20, 2025Updated 5 months ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆13May 2, 2022Updated 3 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆12Dec 10, 2024Updated last year
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 11 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 9 months ago
- C++ framework for easier interaction with OpenGL code☆20Mar 24, 2013Updated 13 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- ☆23May 20, 2016Updated 9 years ago
- An open-source network train simulator.☆28Updated this week
- A heterogeneous accelerator-centric compute cluster☆38Updated this week
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆15Sep 9, 2023Updated 2 years ago
- Minimal implementation of Raybox HDL ray caster concept☆26Nov 24, 2025Updated 4 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- Example project to demonstrate the RNNoise audio noise suppression algorithm running on a Raspberry Pi Pico 2 board, using the RP2350's C…☆30Aug 2, 2024Updated last year
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- A research project of applying deep learning models and data fusion algorithms on Human Activity Recognition(HAR)/Activities of Daily Liv…☆21Feb 4, 2021Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆25Jun 28, 2019Updated 6 years ago
- Brainchip Akida Neuromorphic System-on-Chip examples and documentation.☆30Feb 20, 2026Updated last month
- Textbook for advanced students and engineers on modern SoC design using Arm Cortex-A: architecture, interconnects, validation, and fabric…☆43Jun 11, 2025Updated 9 months ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Logic circuit analysis and optimization☆47Feb 2, 2026Updated last month
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 10 months ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆49Apr 22, 2025Updated 11 months ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆33May 20, 2020Updated 5 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆42Mar 3, 2026Updated 3 weeks ago
- An extension to RNNoise☆46Nov 17, 2022Updated 3 years ago
- Export netlists from Yosys to DigitalJS☆58Feb 24, 2026Updated last month