☆19Jun 25, 2024Updated last year
Alternatives and similar repositories for CSPM-with-AWS-Security-Hub
Users that are interested in CSPM-with-AWS-Security-Hub are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- https://png-ha.github.io/AWS_Workshop/☆20Aug 22, 2024Updated last year
- ☆18Oct 22, 2024Updated last year
- ☆19Aug 22, 2024Updated last year
- ☆23Jan 19, 2025Updated last year
- AWS Chaos Experiment☆19Sep 20, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Mirror of the OpenDaylight vtn gerrit project☆13May 18, 2023Updated 2 years ago
- ☆13Jun 6, 2022Updated 3 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 6 months ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated 2 months ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆18Feb 16, 2024Updated 2 years ago
- P4.org's Participation in Google Summer of Code☆30Apr 14, 2026Updated 3 weeks ago
- ☆16Oct 20, 2025Updated 6 months ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆16Jun 13, 2025Updated 10 months ago
- C++ framework for easier interaction with OpenGL code☆20Mar 24, 2013Updated 13 years ago
- ☆23May 20, 2016Updated 9 years ago
- ☆12Feb 23, 2020Updated 6 years ago
- An open-source network train simulator.☆28Apr 11, 2026Updated 3 weeks ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆17Sep 9, 2023Updated 2 years ago
- Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.☆16May 29, 2020Updated 5 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆32Jan 23, 2024Updated 2 years ago
- Example project to demonstrate the RNNoise audio noise suppression algorithm running on a Raspberry Pi Pico 2 board, using the RP2350's C…☆31Aug 2, 2024Updated last year
- ETO Chip Explorer☆27Feb 25, 2026Updated 2 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- Using LSTM Neural Networks to predict the future temperatures.☆18Apr 5, 2021Updated 5 years ago
- A research project of applying deep learning models and data fusion algorithms on Human Activity Recognition(HAR)/Activities of Daily Liv…☆22Feb 4, 2021Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆25Jun 28, 2019Updated 6 years ago
- Brainchip Akida Neuromorphic System-on-Chip examples and documentation.☆31Feb 20, 2026Updated 2 months ago
- Textbook for advanced students and engineers on modern SoC design using Arm Cortex-A: architecture, interconnects, validation, and fabric…☆44Jun 11, 2025Updated 10 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SDN topology editor in your web browser with Mininet, image and addressing plan export.☆74Updated this week
- Logic circuit analysis and optimization☆48Feb 2, 2026Updated 3 months ago
- Bringing the power of P4 to OvS!☆76Jan 26, 2021Updated 5 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆32May 20, 2020Updated 5 years ago
- An open-source 32-bit RISC-V soft-core processor☆47Sep 1, 2025Updated 8 months ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆41Mar 3, 2026Updated 2 months ago
- Exploring gate level simulation☆58Mar 27, 2026Updated last month