☆19Jun 25, 2024Updated last year
Alternatives and similar repositories for CSPM-with-AWS-Security-Hub
Users that are interested in CSPM-with-AWS-Security-Hub are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- https://png-ha.github.io/AWS_Workshop/☆20Aug 22, 2024Updated last year
- ☆18Oct 22, 2024Updated last year
- ☆19Aug 22, 2024Updated last year
- ☆23Jan 19, 2025Updated last year
- AWS Chaos Experiment☆19Sep 20, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 7 months ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated 4 months ago
- ☆17Oct 20, 2025Updated 7 months ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆17Jun 13, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17May 26, 2021Updated 5 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆19Apr 11, 2026Updated 2 months ago
- ☆23May 20, 2016Updated 10 years ago
- ☆13Feb 23, 2020Updated 6 years ago
- An open-source network train simulator.☆30Jun 11, 2026Updated last week
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆17Sep 9, 2023Updated 2 years ago
- Minimal implementation of Raybox HDL ray caster concept☆27Nov 24, 2025Updated 6 months ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆34Jan 23, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Example project to demonstrate the RNNoise audio noise suppression algorithm running on a Raspberry Pi Pico 2 board, using the RP2350's C…☆32Aug 2, 2024Updated last year
- A heterogeneous accelerator-centric compute cluster☆45Jun 7, 2026Updated last week
- ETO Chip Explorer☆31Feb 25, 2026Updated 3 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- A research project of applying deep learning models and data fusion algorithms on Human Activity Recognition(HAR)/Activities of Daily Liv…☆23Feb 4, 2021Updated 5 years ago
- Textbook for advanced students and engineers on modern SoC design using Arm Cortex-A: architecture, interconnects, validation, and fabric…☆46Jun 11, 2025Updated last year
- Logic circuit analysis and optimization☆50Feb 2, 2026Updated 4 months ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆32May 20, 2020Updated 6 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆42Mar 3, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Export netlists from Yosys to DigitalJS☆59May 28, 2026Updated 3 weeks ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Jun 14, 2019Updated 7 years ago
- EEMBC's Machine-Learning Inference Benchmark targeted at edge devices.☆53Apr 25, 2022Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆54Sep 20, 2024Updated last year
- ☆65Jun 3, 2025Updated last year
- Implementation of the PCIe physical layer☆63Jul 11, 2025Updated 11 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆81Updated this week