https://png-ha.github.io/AWS_Workshop/
☆20Aug 22, 2024Updated last year
Alternatives and similar repositories for AWS_Workshop
Users that are interested in AWS_Workshop are comparing it to the libraries listed below
Sorting:
- ☆18Oct 22, 2024Updated last year
- ☆19Jun 25, 2024Updated last year
- ☆19Aug 22, 2024Updated last year
- ☆23Jan 19, 2025Updated last year
- AWS Chaos Experiment☆19Sep 20, 2024Updated last year
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- ☆15Oct 20, 2025Updated 4 months ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated 2 weeks ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- Latest PyTorch Implementation of DeltaGRU & DeltaLSTM that Exploits Temporal Sparsity in Sequential Data☆16Sep 30, 2023Updated 2 years ago
- LSTM neural network (verilog)☆15Dec 5, 2018Updated 7 years ago
- SoC design & prototyping☆16Jun 13, 2025Updated 8 months ago
- ☆12Feb 23, 2020Updated 6 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆18Feb 4, 2026Updated last month
- A heterogeneous accelerator-centric compute cluster☆35Updated this week
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆27Jan 23, 2024Updated 2 years ago
- An open-source network train simulator.☆25Feb 21, 2026Updated 2 weeks ago
- C++ framework for easier interaction with OpenGL code☆20Mar 24, 2013Updated 12 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 4 years ago
- ETO Chip Explorer☆25Feb 25, 2026Updated last week
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Jun 28, 2019Updated 6 years ago
- A flexible and scalable development platform for modern FPGA projects.☆41Feb 2, 2026Updated last month
- Brainchip Akida Neuromorphic System-on-Chip examples and documentation.☆30Feb 20, 2026Updated 2 weeks ago
- Textbook for advanced students and engineers on modern SoC design using Arm Cortex-A: architecture, interconnects, validation, and fabric…☆43Jun 11, 2025Updated 8 months ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆33May 20, 2020Updated 5 years ago
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆41Updated this week
- An open-source 32-bit RISC-V soft-core processor☆45Sep 1, 2025Updated 6 months ago
- Code for Backdoor Attacks Against Dataset Distillation☆37Apr 19, 2023Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Jun 14, 2019Updated 6 years ago
- ☆59Jun 3, 2025Updated 9 months ago
- EEMBC's Machine-Learning Inference Benchmark targeted at edge devices.☆52Apr 25, 2022Updated 3 years ago
- Human Activity Recognition on the Wireless Sensor Data Mining (WISDM) dataset using LSTM Recurrent Neural Networks☆37Apr 21, 2022Updated 3 years ago
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 7 months ago
- ☆46Apr 8, 2023Updated 2 years ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆73Nov 25, 2025Updated 3 months ago
- ☆64Jun 25, 2024Updated last year
- Exploring gate level simulation☆58Apr 23, 2025Updated 10 months ago