https://png-ha.github.io/AWS_Workshop/
☆19Aug 22, 2024Updated last year
Alternatives and similar repositories for AWS_Workshop
Users that are interested in AWS_Workshop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Oct 22, 2024Updated last year
- ☆18Aug 22, 2024Updated last year
- ☆18Jun 25, 2024Updated 2 years ago
- ☆22Jan 19, 2025Updated last year
- AWS Chaos Experiment☆18Sep 20, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆19Aug 6, 2026Updated last week
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated last week
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆12Dec 26, 2024Updated last year
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- RISC-V soft-SoC extensible plaftorm for Xilinx FPGAs from University of Naples Federico II.☆18Apr 26, 2026Updated 3 months ago
- ☆17Jul 28, 2026Updated 3 weeks ago
- C++ framework for easier interaction with OpenGL code☆20Mar 24, 2013Updated 13 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 5 years ago
- ☆23May 20, 2016Updated 10 years ago
- KV260 integration lane for PCCX™ v002 LLM IP-core bring-up, validation, and board/runtime evidence.☆17Jun 3, 2026Updated 2 months ago
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆16Feb 24, 2026Updated 5 months ago
- Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.☆16May 29, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆17Sep 9, 2023Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 5 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 9 months ago
- ☆18Jun 29, 2026Updated last month
- RTL for AXI over UCIe bridge.☆27Aug 10, 2026Updated last week
- Example project to demonstrate the RNNoise audio noise suppression algorithm running on a Raspberry Pi Pico 2 board, using the RP2350's C…☆32Aug 2, 2024Updated 2 years ago
- A co-simulation framework for chiplet-based systems executing DNN models.☆17Feb 16, 2026Updated 6 months ago
- A research project of applying deep learning models and data fusion algorithms on Human Activity Recognition(HAR)/Activities of Daily Liv…☆23Feb 4, 2021Updated 5 years ago
- Brainchip Akida Neuromorphic System-on-Chip examples and documentation.☆33Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆26Feb 16, 2024Updated 2 years ago
- This is the Restaurant POS 2.0 web application project, copyright by Ho Chi Minh University of Technology☆24Mar 18, 2022Updated 4 years ago
- Anamoly Detection for Detecting Defected Manufactured Semi-Conductors, as in this case of Classification, the Defected Chips would be ve…☆26May 20, 2019Updated 7 years ago
- An open-source network train simulator.☆31Jun 11, 2026Updated 2 months ago
- ☆54Jul 6, 2026Updated last month
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆36Aug 30, 2025Updated 11 months ago
- ETO Chip Explorer☆32Updated this week