https://png-ha.github.io/AWS_Workshop/
☆19Aug 22, 2024Updated 2 years ago
Alternatives and similar repositories for AWS_Workshop
Users that are interested in AWS_Workshop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Oct 22, 2024Updated 2 years ago
- ☆18Aug 22, 2024Updated 2 years ago
- ☆18Jun 25, 2024Updated 2 years ago
- ☆22Jan 19, 2025Updated last year
- AWS Chaos Experiment☆18Sep 20, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Chrome extension that shows you the contents of removed Facebook messages.☆18Feb 13, 2019Updated 7 years ago
- ☆13Aug 24, 2026Updated 2 months ago
- ☆11Aug 11, 2025Updated last year
- Software generation for Bare-metal RISC-V + NVDLA SoC☆13Sep 5, 2025Updated last year
- An RTL-level, Chipyard-compatible DRAM simulator model for high fidelity memory simulations.☆13Jan 4, 2026Updated 9 months ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Jul 21, 2024Updated 2 years ago
- Kubernetes Infrastructure Offload Recipe☆26Feb 24, 2026Updated 8 months ago
- P4-driven network simulator integrating P4 programmability with ns-3.☆28Aug 31, 2026Updated last month
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆13Dec 26, 2024Updated last year
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 3 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated 2 months ago
- RISC-V soft-SoC extensible plaftorm for Xilinx FPGAs from University of Naples Federico II.☆20Oct 6, 2026Updated 3 weeks ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 5 months ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 5 years ago
- P4.org's Participation in Google Summer of Code☆32Oct 6, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Oct 5, 2026Updated 3 weeks ago
- Latest PyTorch Implementation of DeltaGRU & DeltaLSTM that Exploits Temporal Sparsity in Sequential Data☆18Sep 30, 2023Updated 3 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆19Jun 13, 2025Updated last year
- A pure python tool to implement/exploit the hash length extension attack☆39Aug 14, 2023Updated 3 years ago
- IPDK Networking Recipe (P4 Control Plane)☆41May 11, 2026Updated 5 months ago
- ☆13Feb 23, 2020Updated 6 years ago
- SV/DPI library allowing multiple simulations/platforms to run in parallel and communicate☆17Updated this week
- C++ framework for easier interaction with OpenGL code☆20Mar 24, 2013Updated 13 years ago
- Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.☆16May 29, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- PCCX v002 KV260 board/model integration and verification, consuming a pinned reusable core. Operated by Altifigence.☆21Sep 27, 2026Updated last month
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆17Sep 9, 2023Updated 3 years ago
- ☆19Oct 5, 2026Updated 3 weeks ago
- Minimal implementation of Raybox HDL ray caster concept☆29Jul 14, 2026Updated 3 months ago
- A co-simulation framework for chiplet-based systems executing DNN models.☆18Feb 16, 2026Updated 8 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Updated this week
- ☆21Jan 7, 2026Updated 9 months ago