https://png-ha.github.io/AWS_Workshop/
☆20Aug 22, 2024Updated last year
Alternatives and similar repositories for AWS_Workshop
Users that are interested in AWS_Workshop are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Oct 22, 2024Updated last year
- ☆19Aug 22, 2024Updated last year
- ☆19Jun 25, 2024Updated last year
- ☆23Jan 19, 2025Updated last year
- AWS Chaos Experiment☆19Sep 20, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Mirror of the OpenDaylight vtn gerrit project☆13May 18, 2023Updated 3 years ago
- ☆13Jun 6, 2022Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆22Nov 9, 2025Updated 7 months ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆20Feb 16, 2024Updated 2 years ago
- P4.org's Participation in Google Summer of Code☆29Apr 14, 2026Updated last month
- ☆17Oct 20, 2025Updated 7 months ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated last year
- Kubernetes Infrastructure Offload Recipe☆26Feb 24, 2026Updated 3 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆17Jun 13, 2025Updated 11 months ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- IPDK Networking Recipe (P4 Control Plane)☆41May 11, 2026Updated 3 weeks ago
- C++ framework for easier interaction with OpenGL code☆20Mar 24, 2013Updated 13 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17May 26, 2021Updated 5 years ago
- ☆30Jul 14, 2021Updated 4 years ago
- ☆23May 20, 2016Updated 10 years ago
- ☆12Feb 23, 2020Updated 6 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆17Sep 9, 2023Updated 2 years ago
- Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.☆16May 29, 2020Updated 6 years ago
- Minimal implementation of Raybox HDL ray caster concept☆27Nov 24, 2025Updated 6 months ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆34Jan 23, 2024Updated 2 years ago
- A heterogeneous accelerator-centric compute cluster☆45Jun 2, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ETO Chip Explorer☆30Feb 25, 2026Updated 3 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago
- Brainchip Akida Neuromorphic System-on-Chip examples and documentation.☆32May 21, 2026Updated 2 weeks ago
- This is the Restaurant POS 2.0 web application project, copyright by Ho Chi Minh University of Technology☆24Mar 18, 2022Updated 4 years ago
- Textbook for advanced students and engineers on modern SoC design using Arm Cortex-A: architecture, interconnects, validation, and fabric…☆45Jun 11, 2025Updated 11 months ago
- C++17 port of Open-Unmix-PyTorch with streaming LSTM inference, ggml, quantization, and Eigen☆57Mar 15, 2025Updated last year
- Logic circuit analysis and optimization☆49Feb 2, 2026Updated 4 months ago