ysyx-org / jemu-decoderLinks
The decoder library for jemu execution and web documentation
☆54Updated 2 years ago
Alternatives and similar repositories for jemu-decoder
Users that are interested in jemu-decoder are comparing it to the libraries listed below
Sorting:
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆182Updated 4 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Updated last month
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Updated last year
- Super fast RISC-V ISA emulator for XiangShan processor☆309Updated last week
- PLCT工具箱☆30Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Modern co-simulation framework for RISC-V CPUs☆171Updated last week
- A translation project of the RISC-V reader☆173Updated 2 years ago
- CQU Dual Issue Machine☆38Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 2 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated 2 years ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆201Updated last year
- ☆65Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- 一生一芯的信息发布和内容网站☆136Updated 2 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 3 years ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Updated 2 months ago
- The source of my blog.☆56Updated this week
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- A simple and fast RISC-V JIT emulator.☆156Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- Documentation for XiangShan Design☆42Updated last week
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆206Updated 5 years ago
- An exquisite superscalar RV32GC processor.☆165Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated 2 years ago
- PLCT实验室维护的QEMU仓库。代码放在 plct- 前缀的分支里。☆30Updated 4 months ago
- Naïve MIPS32 SoC implementation☆118Updated 5 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆194Updated last year
- Official website for Jiachen Project (甲辰计划).☆62Updated this week
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆109Updated 6 years ago