The decoder library for jemu execution and web documentation
☆54Oct 6, 2023Updated 2 years ago
Alternatives and similar repositories for jemu-decoder
Users that are interested in jemu-decoder are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Open Source Supervisor Binary Interface☆10Jan 28, 2022Updated 4 years ago
- This book introduces established concepts in the computer ecosystem, so you can use them to have more control over your own computers and…☆12Jan 26, 2025Updated last year
- The official website of One Student One Chip project.☆12Feb 5, 2026Updated 3 months ago
- A simple DSP library and command-line tool for Software Defined Radio.☆15May 3, 2026Updated 2 weeks ago
- RISC-V Processor Tracing tools and library☆16Mar 17, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆26Mar 29, 2026Updated last month
- 鲨鱼按钮☆13Sep 3, 2022Updated 3 years ago
- Community Add-on to the Adafruit_nRF52_Arduino Board Support Package☆16Oct 7, 2021Updated 4 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆10Jun 3, 2021Updated 4 years ago
- port from python to C++ PyVCD lib☆24Mar 4, 2026Updated 2 months ago
- SDK for RV32M1 RISCV cores☆17Apr 18, 2019Updated 7 years ago
- Stanford CS 110L : Safety in Systems Programming☆12Mar 8, 2021Updated 5 years ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆29Oct 7, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Yet another Bloomfilter implementation in Python, compatible with Java's Guava library☆12Aug 10, 2024Updated last year
- Hardware design with Chisel☆36Feb 9, 2023Updated 3 years ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Jan 24, 2026Updated 3 months ago
- 没分支的 rCore-Tutorial☆52Jan 8, 2026Updated 4 months ago
- ☆22May 10, 2022Updated 4 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- A basic -- but hopefully realistic -- pynvim rplugin example for demonstration / documentation purpose☆11Dec 10, 2022Updated 3 years ago
- A fork of chibicc ported to RISC-V assembly.☆45May 19, 2022Updated 4 years ago
- ☆10Dec 17, 2025Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆67Aug 5, 2024Updated last year
- Xtext project to parse CoreDSL files☆23Apr 29, 2026Updated 3 weeks ago
- TinyUSB for RT-Thread | An open source cross-platform USB stack for embedded system☆15Dec 9, 2023Updated 2 years ago
- RISC-V SoC designed by students in UCAS☆1,527Apr 28, 2026Updated 3 weeks ago
- a deadly simple repl for cpp with ghci style commands☆14Jan 7, 2023Updated 3 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆16Aug 24, 2022Updated 3 years ago
- A utility for embedded Linux systems for writing JPEG images directly to the framebuffer☆18Jan 31, 2023Updated 3 years ago
- 飞书多维表格 OpenClaw 技能 — 从零搭建 + 日常 CRUD，一键安装☆38Mar 12, 2026Updated 2 months ago
- 课程和个人学习实践中一些个人报告、笔记等文件。☆15Jun 8, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Just a Haskell wrapper for OpenAI API calls☆11Mar 2, 2023Updated 3 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- 🤓 Build your own <insert technology here>☆17May 22, 2018Updated 7 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- A library for generating pseudo-random (but "realistic") data in python. A port of the faker gem to python (making use of its rich locale…☆19Oct 16, 2014Updated 11 years ago
- A simple Vivado (Verilog & VHDL) Continuous Integration tool with seamless integration to Travis-CI☆23Jan 10, 2015Updated 11 years ago
- BadgerTrap is a tool to instrument x86-64 TLB misses.☆13Nov 13, 2016Updated 9 years ago