ysyx-org / jemu-decoderLinks
The decoder library for jemu execution and web documentation
☆54Updated last year
Alternatives and similar repositories for jemu-decoder
Users that are interested in jemu-decoder are comparing it to the libraries listed below
Sorting:
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 9 months ago
- ☆289Updated this week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- PLCT工具箱☆32Updated 3 years ago
- Modern co-simulation framework for RISC-V CPUs☆148Updated this week
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆192Updated last year
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- A translation project of the RISC-V reader☆175Updated last year
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- CQU Dual Issue Machine☆37Updated last year
- An exquisite superscalar RV32GC processor.☆160Updated 7 months ago
- ☆51Updated 2 weeks ago
- Run rocket-chip on FPGA☆70Updated 9 months ago
- A simple and fast RISC-V JIT emulator.☆146Updated last year
- Pick your favorite language to verify your chip.☆64Updated last week
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- Official website for Jiachen Project (甲辰计划).☆59Updated 8 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 6 months ago
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆224Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- VSH(SHell for Visualizing vcd file)项目为数字波形文件命令行查看器。☆23Updated last week
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆30Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 4 months ago