ysyx-org / jemu-decoderLinks
The decoder library for jemu execution and web documentation
☆54Updated last year
Alternatives and similar repositories for jemu-decoder
Users that are interested in jemu-decoder are comparing it to the libraries listed below
Sorting:
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆116Updated 7 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- The source of my blog.☆32Updated this week
- 第一届 RISC-V 中国峰会的 幻灯片等资料存放☆37Updated 2 years ago
- ☆31Updated last week
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 5 years ago
- PLCT工具箱☆31Updated 3 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆48Updated last year
- A softcore microprocessor of MIPS32 architecture.☆40Updated 11 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 2 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆171Updated 8 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆25Updated 10 months ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- CQU Dual Issue Machine☆36Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆42Updated 11 months ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- VSH(SHell for Visualizing vcd file)项目为数 字波形文件命令行查看器。☆19Updated 2 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- ☆34Updated 5 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 3 years ago
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- QuardStar Tutorial is all you need !☆17Updated 9 months ago
- Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.☆34Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year