areuther / ai-accelerators
CSV spreadsheets and other material for AI accelerator survey papers
☆151Updated 9 months ago
Related projects ⓘ
Alternatives and complementary repositories for ai-accelerators
- AutoSA: Polyhedral-Based Systolic Array Compiler☆198Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆325Updated 6 months ago
- Repository to host and maintain scale-sim-v2 code☆232Updated this week
- A scalable High-Level Synthesis framework on MLIR☆226Updated 5 months ago
- Open, Modular, Deep Learning Accelerator☆254Updated 6 months ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆336Updated this week
- ☆59Updated 2 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆119Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆116Updated last year
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆221Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆119Updated 5 months ago
- Allo: A Programming Model for Composable Accelerator Design☆141Updated this week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆80Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆126Updated 2 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆181Updated 6 months ago
- This is the top-level repository for the Accel-Sim framework.☆303Updated 2 weeks ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆155Updated this week
- RTL implementation of Flex-DPE.☆89Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆64Updated 10 months ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆110Updated last year
- PyTorch model to RTL flow for low latency inference☆121Updated 7 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆80Updated 6 months ago
- ☆142Updated 5 months ago
- ☆45Updated 8 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆105Updated last week
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆216Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆79Updated last month