areuther / ai-acceleratorsLinks
CSV spreadsheets and other material for AI accelerator survey papers
☆189Updated 2 months ago
Alternatives and similar repositories for ai-accelerators
Users that are interested in ai-accelerators are comparing it to the libraries listed below
Sorting:
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆185Updated 3 weeks ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆245Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 7 months ago
- Repository to host and maintain SCALE-Sim code☆411Updated last month
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆449Updated 4 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆342Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆154Updated 8 months ago
- A scalable High-Level Synthesis framework on MLIR☆287Updated last year
- ☆145Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆236Updated 3 years ago
- ☆58Updated last year
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated last week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Updated 2 years ago
- ☆73Updated 11 months ago
- Open, Modular, Deep Learning Accelerator☆324Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆342Updated last week
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆71Updated 4 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆34Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆56Updated 2 years ago
- ☆223Updated 3 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆108Updated 9 months ago
- ☆48Updated 4 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆46Updated last year
- Eyeriss chip simulator☆39Updated 5 years ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year