areuther / ai-accelerators
CSV spreadsheets and other material for AI accelerator survey papers
☆164Updated last year
Alternatives and similar repositories for ai-accelerators:
Users that are interested in ai-accelerators are comparing it to the libraries listed below
- Repository to host and maintain scale-sim-v2 code☆276Updated this week
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆371Updated last week
- A scalable High-Level Synthesis framework on MLIR☆252Updated 10 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆214Updated 2 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆211Updated 11 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆134Updated last month
- STONNE: A Simulation Tool for Neural Networks Engines☆125Updated 9 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆99Updated last month
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- ☆64Updated last month
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆131Updated this week
- Open, Modular, Deep Learning Accelerator☆284Updated 11 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- ☆49Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆334Updated 11 months ago
- Allo: A Programming Model for Composable Accelerator Design☆216Updated this week
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆106Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- Research and Materials on Hardware implementation of Transformer Model☆247Updated 3 weeks ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆141Updated 3 weeks ago
- ☆145Updated 10 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆132Updated last month
- Explore the energy-efficient dataflow scheduling for neural networks.☆220Updated 4 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆186Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- Release of stream-specialization software/hardware stack.☆121Updated last year
- Course Webpage for CS 217 Hardware Accelerators for Machine Learning, Stanford University☆97Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆83Updated 10 months ago