areuther / ai-accelerators
CSV spreadsheets and other material for AI accelerator survey papers
☆163Updated last year
Alternatives and similar repositories for ai-accelerators:
Users that are interested in ai-accelerators are comparing it to the libraries listed below
- Repository to host and maintain scale-sim-v2 code☆264Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆210Updated 2 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆208Updated 10 months ago
- Open, Modular, Deep Learning Accelerator☆273Updated 10 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆90Updated last week
- NVDLA is an Open source DL/ML accelerator, which is very suitable for individuals or college students. This is the NOTES when I learn and…☆226Updated 6 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆124Updated 8 months ago
- ☆64Updated last week
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆133Updated 2 weeks ago
- A scalable High-Level Synthesis framework on MLIR☆245Updated 9 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆331Updated 10 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆129Updated last month
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆364Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆124Updated last week
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆83Updated last year
- RTL implementation of Flex-DPE.☆97Updated 4 years ago
- ☆154Updated 3 weeks ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆106Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated last year
- ☆89Updated this week
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆83Updated 9 months ago
- ☆48Updated 11 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆60Updated 5 years ago
- Allo: A Programming Model for Composable Accelerator Design☆189Updated this week
- This is the top-level repository for the Accel-Sim framework.☆345Updated this week
- A FPGA Based CNN accelerator, following Google's TPU V1.☆133Updated 5 years ago
- PyTorch model to RTL flow for low latency inference☆125Updated 11 months ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆178Updated 4 years ago
- ☆147Updated 8 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆129Updated this week