CSV spreadsheets and other material for AI accelerator survey papers
☆190Nov 24, 2025Updated 3 months ago
Alternatives and similar repositories for ai-accelerators
Users that are interested in ai-accelerators are comparing it to the libraries listed below
Sorting:
- ☆661Jan 13, 2021Updated 5 years ago
- AI Accelerators-SC23-tutorial Repository☆11Nov 12, 2023Updated 2 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- A list of ICs and IPs for AI, Machine Learning and Deep Learning.☆1,700Jun 5, 2024Updated last year
- 国科大高等数字集成电路分析与设计课程2022fall☆31Dec 13, 2022Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,251Updated this week
- A 8-/16-/32-/64-bit floating point number family☆16Feb 4, 2022Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,070Nov 8, 2025Updated 4 months ago
- Study Group of Deep Learning Compiler☆169Jan 15, 2023Updated 3 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Mar 9, 2026Updated last week
- RTL implementation of Flex-DPE.☆115Feb 22, 2020Updated 6 years ago
- RISC-V Integrated Matrix Development Repository☆21Updated this week
- ☆11Apr 15, 2024Updated last year
- ☆19Mar 16, 2022Updated 4 years ago
- [NeurIPS 2020] ShiftAddNet: A Hardware-Inspired Deep Network☆74Nov 16, 2020Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- ☆28Nov 5, 2021Updated 4 years ago
- Any-Precision Deep Neural Networks (AAAI 2021)☆62May 2, 2020Updated 5 years ago
- ☆14Oct 8, 2024Updated last year
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Jul 7, 2022Updated 3 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,031Mar 2, 2022Updated 4 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆247Apr 15, 2024Updated last year
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- ☆38Oct 21, 2025Updated 4 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆878Updated this week
- A list of tutorials, paper, talks, and open-source projects for emerging compiler and architecture☆520Jan 15, 2025Updated last year
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆114Jan 4, 2023Updated 3 years ago
- A SapientML plugin of SapientMLGenerator☆11Dec 23, 2025Updated 2 months ago
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆121Oct 26, 2022Updated 3 years ago
- Source code for Jellyfish, a soft real-time inference serving system☆15Dec 20, 2022Updated 3 years ago
- The Sniper Multi-Core Simulator☆166Oct 18, 2025Updated 5 months ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Oct 13, 2023Updated 2 years ago
- ☆22Oct 26, 2022Updated 3 years ago
- Open Source Projects from Pallas Lab☆21Oct 10, 2021Updated 4 years ago